

Appendix A

Instruction Reference

A.1 Introduction

This appendix provides quick references for the instruction set, opcode map, and encoding.






Figure A-1. Programming Model

A.2 Stack and Memory Layout



A.3 Interrupt Vector Locations

| | |
|----------------|--|
| \$FFFE, \$FFFF | Power-On (POR) or External Reset |
| \$FFFC, \$FFFD | Clock Monitor Reset |
| \$FFFA, \$FFFB | Computer Operating Properly (COP Watchdog Reset) |
| \$FFF8, \$FFF9 | Unimplemented Opcode Trap |
| \$FFF6, \$FFF7 | Software Interrupt Instruction (SWI) |
| \$FFF4, \$FFF5 | XIRQ |
| \$FFF2, \$FFF3 | IRQ |
| \$FF00–\$FFF1 | Device-Specific Interrupt Sources |

A.4 Notation Used in Instruction Set Summary

CPU12 Register Notation

| | |
|---------------------------|------------------------------------|
| Accumulator A — A or a | Index Register Y — Y or y |
| Accumulator B — B or b | Stack Pointer — SP, sp, or s |
| Accumulator D — D or d | Program Counter — PC, pc, or p |
| Index Register X — X or x | Condition Code Register — CCR or c |

Explanation of Italic Expressions in Source Form Column

| | |
|-----------------|--|
| <i>abc</i> | — A or B or CCR |
| <i>abcdxys</i> | — A or B or CCR or D or X or Y or SP. Some assemblers also allow T2 or T3. |
| <i>abd</i> | — A or B or D |
| <i>abdxys</i> | — A or B or D or X or Y or SP |
| <i>dxys</i> | — D or X or Y or SP |
| <i>msk8</i> | — 8-bit mask, some assemblers require # symbol before value |
| <i>opr8i</i> | — 8-bit immediate value |
| <i>opr16i</i> | — 16-bit immediate value |
| <i>opr8a</i> | — 8-bit address used with direct address mode |
| <i>opr16a</i> | — 16-bit address value |
| <i>opr0_xys</i> | — Indexed addressing postbyte code: <ul style="list-style-type: none"> <i>opr3,-xys</i> Predecrement X or Y or SP by 1 . . . 8 <i>opr3,+xys</i> Preincrement X or Y or SP by 1 . . . 8 <i>opr3,xys-</i> Postdecrement X or Y or SP by 1 . . . 8 <i>opr3,xys+</i> Postincrement X or Y or SP by 1 . . . 8 <i>opr5,xysp</i> 5-bit constant offset from X or Y or SP or PC <i>abd,xysp</i> Accumulator A or B or D offset from X or Y or SP or PC |
| <i>opr3</i> | — Any positive integer 1 . . . 8 for pre/post increment/decrement |
| <i>opr5</i> | — Any integer in the range -16 . . . +15 |
| <i>opr9</i> | — Any integer in the range -256 . . . +255 |
| <i>opr16</i> | — Any integer in the range -32,768 . . . 65,535 |
| <i>page</i> | — 8-bit value for PPAGE, some assemblers require # symbol before this value |

- rel8 — Label of branch destination within –128 to +127 locations
- rel9 — Label of branch destination within –256 to +255 locations
- rel16 — Any label within 64K memory space
- trapnum — Any 8-bit integer in the range \$30–\$39 or \$40–\$FF
- xys — X or Y or SP
- xysp — X or Y or SP or PC

Operators

- + — Addition
- — Subtraction
- — Logical AND
- | — Logical OR (inclusive)
- ⊕ — Logical exclusive OR
- × — Multiplication
- ÷ — Division
- \bar{M} — Negation. One's complement (invert each bit of M)
- : — Concatenate
 Example: A : B means the 16-bit value formed by concatenating 8-bit accumulator A with 8-bit accumulator B.
 A is in the high-order position.
- ⇒ — Transfer
 Example: (A) ⇒ M means the content of accumulator A is transferred to memory location M.
- ↔ — Exchange
 Example: D ↔ X means exchange the contents of D with those of X.

Address Mode Notation

- INH — Inherent; no operands in object code
- IMM — Immediate; operand in object code
- DIR — Direct; operand is the lower byte of an address from \$0000 to \$00FF
- EXT — Operand is a 16-bit address
- REL — Two's complement relative offset; for branch instructions
- IDX — Indexed (no extension bytes); includes:
 - 5-bit constant offset from X, Y, SP, or PC
 - Pre/post increment/decrement by 1 . . . 8
 - Accumulator A, B, or D offset
- IDX1 — 9-bit signed offset from X, Y, SP, or PC; 1 extension byte
- IDX2 — 16-bit signed offset from X, Y, SP, or PC; 2 extension bytes
- [IDX2] — Indexed-indirect; 16-bit offset from X, Y, SP, or PC
- [D, IDX] — Indexed-indirect; accumulator D offset from X, Y, SP, or PC

Machine Coding

- dd — 8-bit direct address \$0000 to \$00FF. (High byte assumed to be \$00).
- ee — High-order byte of a 16-bit constant offset for indexed addressing.
- eb — Exchange/Transfer post-byte. See [Table A-5](#).
- ff — Low-order eight bits of a 9-bit signed constant offset for indexed addressing, or low-order byte of a 16-bit constant offset for indexed addressing.
- hh — High-order byte of a 16-bit extended address.
- ii — 8-bit immediate data value.
- jj — High-order byte of a 16-bit immediate data value.
- kk — Low-order byte of a 16-bit immediate data value.
- lb — Loop primitive (DBNE) post-byte. See [Table A-6](#).
- ll — Low-order byte of a 16-bit extended address.
- mm — 8-bit immediate mask value for bit manipulation instructions.
Set bits indicate bits to be affected.
- pg — Program page (bank) number used in CALL instruction.
- qq — High-order byte of a 16-bit relative offset for long branches.
- tn — Trap number \$30–\$39 or \$40–\$FF.
- rr — Signed relative offset \$80 (–128) to \$7F (+127).
Offset relative to the byte following the relative offset byte, or low-order byte of a 16-bit relative offset for long branches.
- xb — Indexed addressing post-byte. See [Table A-3](#) and [Table A-4](#).

Access Detail

Each code letter except (,) and comma equals one CPU12 cycle. Uppercase = 16-bit operation and lowercase = 8-bit operation. For complex sequences see the *CPU12 Reference Manual* (CPU12RM/AD) for more detailed information.

- f — Free cycle, CPU12 doesn't use bus
- g — Read PPAGE internally
- I — Read indirect pointer (indexed indirect)
- i — Read indirect PPAGE value (CALL indirect only)
- n — Write PPAGE internally
- NA — Not available
- O — Optional program word fetch (P) if instruction is misaligned and has an odd number of bytes of object code — otherwise, appears as a free cycle (f); Page 2 prebyte treated as a separate 1-byte instruction
- P — Program word fetch (always an aligned-word read)
- r — 8-bit data read

- R — 16-bit data read
- s — 8-bit stack write
- S — 16-bit stack write
- w — 8-bit data write
- W — 16-bit data write
- u — 8-bit stack read
- U — 16-bit stack read
- V — 16-bit vector fetch (always an aligned-word read)
- t — 8-bit conditional read (or free cycle)
- T — 16-bit conditional read (or free cycle)
- x — 8-bit conditional write (or free cycle)
- () — Indicate a microcode loop
- , — Indicates where an interrupt could be honored

Special Cases

- PPP/P — Short branch, PPP if branch taken, P if not
- OPPP/OPO — Long branch, OPPP if branch taken, OPO if not

Condition Codes Columns

- — Status bit not affected by operation.
- 0 — Status bit cleared by operation.
- 1 — Status bit set by operation.
- Δ — Status bit affected by operation.
- fl — Status bit may be cleared or remain set, but is not set by operation.
- ↑ — Status bit may be set or remain cleared, but is not cleared by operation.
- ? — Status bit may be changed by operation but the final state is not defined.
- ! — Status bit used for a special purpose.

Table A-1. Instruction Set Summary (Sheet 1 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|--|---|---|--|--|---------|---------|
| | | | | HCS12X | HCS12 | | |
| ABA | (A) + (B) ⇒ A Add Accumulators A and B | INH | 18 06 | 00 | 00 | --Δ- | Δ Δ Δ Δ |
| ABX | (B) + (X) ⇒ X Translates to LEAX B,X | IDX | 1A E5 | Pf | Pf | ---- | ---- |
| ABY | (B) + (Y) ⇒ Y Translates to LEAY B,Y | IDX | 19 ED | Pf | Pf | ---- | ---- |
| ADCA #opr8i ADCA opr8a ADCA opr16a ADCA oprx0_xysp ADCA oprx9_xysp ADCA oprx16_xysp ADCA [D.xysp] ADCA [opr16_xysp] | (A) + (M) + C ⇒ A Add with Carry to A | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 89 ii 99 dd B9 hh 11 A9 xb A9 xb ff A9 xb ee ff A9 xb A9 xb ee ff | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | --Δ- | Δ Δ Δ Δ |
| ADCB #opr8i ADCB opr8a ADCB opr16a ADCB oprx0_xysp ADCB oprx9_xysp ADCB oprx16_xysp ADCB [D.xysp] ADCB [opr16_xysp] | (B) + (M) + C ⇒ B Add with Carry to B | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C9 ii D9 dd F9 hh 11 E9 xb E9 xb ff E9 xb ee ff E9 xb E9 xb ee ff | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | --Δ- | Δ Δ Δ Δ |
| ADDA #opr8i ADDA opr8a ADDA opr16a ADDA oprx0_xysp ADDA oprx9_xysp ADDA oprx16_xysp ADDA [D.xysp] ADDA [opr16_xysp] | (A) + (M) ⇒ A Add without Carry to A | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 8B ii 9B dd BB hh 11 AB xb AB xb ff AB xb ee ff AB xb AB xb ee ff | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | --Δ- | Δ Δ Δ Δ |
| ADDB #opr8i ADDB opr8a ADDB opr16a ADDB oprx0_xysp ADDB oprx9_xysp ADDB oprx16_xysp ADDB [D.xysp] ADDB [opr16_xysp] | (B) + (M) ⇒ B Add without Carry to B | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | CB ii DB dd FB hh 11 EB xb EB xb ff EB xb ee ff EB xb EB xb ee ff | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | P rPf rPO rPf rPO frPP fIfRPf fIPrPf | --Δ- | Δ Δ Δ Δ |
| ADDD #opr16i ADDD opr8a ADDD opr16a ADDD oprx0_xysp ADDD oprx9_xysp ADDD oprx16_xysp ADDD [D.xysp] ADDD [opr16_xysp] | (A:B) + (M:M+1) ⇒ A:B Add 16-Bit to D (A:B) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C3 jj kk D3 dd F3 hh 11 E3 xb E3 xb ff E3 xb ee ff E3 xb E3 xb ee ff | PO RPF RPO RPf RPO fRPP fIfRPf fIPrPf | PO RPF RPO RPf RPO fRPP fIfRPf fIPrPf | ---- | Δ Δ Δ Δ |
| ADDX #opr16i ADDX opr8a ADDX opr16a ADDX oprx0_xysp ADDX oprx9_xysp ADDX oprx16_xysp ADDX [D.xysp] ADDX [opr16_xysp] | (X) + (M:M+1) ⇒ X Add without Carry to X | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 8B jj kk 18 9B dd 18 BB hh 11 18 AB xb 18 AB xb ff 18 AB xb ee ff 18 AB xb 18 AB xb ee ff | OPO ORPF ORPO ORPf ORPO OfRPP OfIfRPf OfIPrPf | NA NA NA NA NA NA NA NA | --Δ- | Δ Δ Δ Δ |
| ADDD #opr16i ADDD opr8a ADDD opr16a ADDD oprx0_xysp ADDD oprx9_xysp ADDD oprx16_xysp ADDD [D.xysp] ADDD [opr16_xysp] | (Y) + (M:M+1) ⇒ Y Add without Carry to Y | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 CB jj kk 18 DB dd 18 FB hh 11 18 EB xb 18 EB xb ff 18 EB xb ee ff 18 EB xb 18 EB xb ee ff | OPO ORPF ORPO ORPf ORPO OfRPP OfIfRPf OfIPrPf | NA NA NA NA NA NA NA NA | --Δ- | Δ Δ Δ Δ |
| ADED #opr16i ADED opr8a ADED opr16a ADED oprx0_xysp ADED oprx9_xysp ADED oprx16_xysp ADED [D.xysp] ADED [opr16_xysp] | (A:B) + (M:M+1) + C ⇒ A:B Add with Carry to D (A:B) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 C3 jj kk 18 D3 dd 18 F3 hh 11 18 E3 xb 18 E3 xb ff 18 E3 xb ee ff 18 E3 xb 18 E3 xb ee ff | OPO ORPF ORPO ORPf ORPO OfRPP OfIfRPf OfIPrPf | NA NA NA NA NA NA NA NA | --Δ- | Δ Δ Δ Δ |

Table A-1. Instruction Set Summary (Sheet 2 of 20)






| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|---|---|---|--|---|---------|---------|
| | | | | HCS12X | HCS12 | | |
| ADEX #opr16i ADEX opr8a ADEX opr16a ADEX oprx0_xysp ADEX oprx9_xysp ADEX oprx16_xysp ADEX [D,xysp] ADEX [opr16,xysp] | $(X) + (M:M+1) + C \Rightarrow X$ Add with Carry to X | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 89 jj kk 18 99 dd 18 B9 hh 11 18 A9 xb 18 A9 xb ff 18 A9 xb ee ff 18 A9 xb 18 A9 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | --Δ- | Δ Δ Δ Δ |
| ADEY #opr16i ADEY opr8a ADEY opr16a ADEY oprx0_xysp ADEY oprx9_xysp ADEY oprx16_xysp ADEY [D,xysp] ADEY [opr16,xysp] | $(Y) + (M:M+1) + C \Rightarrow Y$ Add with Carry to Y | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 C9 jj kk 18 D9 dd 18 F9 hh 11 18 E9 xb 18 E9 xb ff 18 E9 xb ee ff 18 E9 xb 18 E9 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | --Δ- | Δ Δ Δ Δ |
| ANDA #opr8i ANDA opr8a ANDA opr16a ANDA oprx0_xysp ANDA oprx9_xysp ANDA oprx16_xysp ANDA [D,xysp] ANDA [opr16,xysp] | $(A) \bullet (M) \Rightarrow A$ Logical AND A with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 84 ii 94 dd E4 hh 11 A4 xb A4 xb ff A4 xb ee ff A4 xb A4 xb ee ff | P rPf rPO rPf rPO frPP fIFrPf fIPrPf | P rPf rPO rPf rPO frPP fIFrPf fIPrPf | ---- | Δ Δ 0 - |
| ANDB #opr8i ANDB opr8a ANDB opr16a ANDB oprx0_xysp ANDB oprx9_xysp ANDB oprx16_xysp ANDB [D,xysp] ANDB [opr16,xysp] | $(B) \bullet (M) \Rightarrow B$ Logical AND B with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C4 ii D4 dd F4 hh 11 E4 xb E4 xb ff E4 xb ee ff E4 xb E4 xb ee ff | P rPf rPO rPf rPO frPP fIFrPf fIPrPf | P rPf rPO rPf rPO frPP fIFrPf fIPrPf | ---- | Δ Δ 0 - |
| ANDCC #opr8i | $(CCR) \bullet (M) \Rightarrow CCR$ Logical AND CCR with Memory | IMM | 10 ii | P | P | ↓↓↓↓ | ↓↓↓↓ |
| ANDX #opr16i ANDX opr8a ANDX opr16a ANDX oprx0_xysp ANDX oprx9_xysp ANDX oprx16_xysp ANDX [D,xysp] ANDX [opr16,xysp] | $(X) \bullet (M:M+1) \Rightarrow X$ Logical AND X with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 84 jj kk 18 94 dd 18 B4 hh 11 18 A4 xb 18 A4 xb ff 18 A4 xb ee ff 18 A4 xb 18 A4 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| ANDY #opr16i ANDY opr8a ANDY opr16a ANDY oprx0_xysp ANDY oprx9_xysp ANDY oprx16_xysp ANDY [D,xysp] ANDY [opr16,xysp] | $(Y) \bullet (M:M+1) \Rightarrow Y$ Logical AND Y with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 C4 jj kk 18 D4 dd 18 F4 hh 11 18 E4 xb 18 E4 xb ff 18 E4 xb ee ff 18 E4 xb 18 E4 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| ASL opr16a ASL oprx0_xysp ASL oprx9_xysp ASL oprx16_xysp ASL [D,xysp] ASL [opr16,xysp] ASLA ASLB |  Arithmetic Shift Left | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 78 hh 11 68 xb 68 xb ff 68 xb ee ff 68 xb 68 xb ee ff | rPwO rPw rPwO frPwP fIFrPw fIPrPw | rPwO rPw rPwO frPwP fIFrPw fIPrPw | ---- | Δ Δ Δ Δ |
| ASLD |  Arithmetic Shift Left Double | INH | 59 | O | O | ---- | Δ Δ Δ Δ |
| ASLW opr16a ASLW oprx0_xysp ASLW oprx9_xysp ASLW oprx16_xysp ASLW [D,xysp] ASLW [opr16,xysp] ASLX ASLY |  Arithmetic Shift Left | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 78 hh 11 18 68 xb 18 68 xb ff 18 68 xb ee ff 18 68 xb 18 68 xb ee ff | ORPWO ORPW ORPWO OfRPPW OfIFRPW OfIFRPW | NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| ASLX | Arithmetic Shift Left Index Register X | INH | 18 48 | OO | NA | | |
| ASLY | Arithmetic Shift Left Index Register Y | INH | 18 58 | OO | NA | | |

Table A-1. Instruction Set Summary (Sheet 3 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|---|---|---|--|--|---------|---------|
| | | | | HCS12X | HCS12 | | |
| ASR opr16a ASR oprx0_xysp ASR oprx9_xysp ASR oprx16_xysp ASR [D,xysp] ASR [opr16,xysp] ASRA ASRB |  Arithmetic Shift Right | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 77 hh 11 67 xb 67 xb ff 67 xb ee ff 67 xb 67 xb ee ff 47 57 | rPwO rPw rPwO frPwP fIfrPw fIPrPw O O | rPwO rPw rPwO frPwP fIfrPw fIPrPw O O | ---- | Δ Δ Δ Δ |
| ASRW opr16a ASRW oprx0_xysp ASRW oprx9_xysp ASRW oprx16_xysp ASRW [D,xysp] ASRW [opr16,xysp] ASRX ASRY |  Arithmetic Shift Right Arithmetic Shift Right Index Register X Arithmetic Shift Right Index Register Y | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 77 hh 11 18 67 xb 18 67 xb ff 18 67 xb ee ff 18 67 xb 18 67 xb ee ff 18 47 18 57 | ORPWO ORPW ORPWO OFRPWP OFIERPW OFIPRPW OO OO | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| BCC rel8 | Branch if Carry Clear (if C = 0) | REL | 24 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BCLR opr8a, msk8 BCLR opr16a, msk8 BCLR oprx0_xysp, msk8 BCLR oprx9_xysp, msk8 BCLR oprx16_xysp, msk8 | (M) • (mm) ⇒ M Clear Bit(s) in Memory | DIR EXT IDX IDX1 IDX2 | 4D dd mm 1D hh 11 mm 0D xb mm 0D xb ff mm 0D xb ee ff mm | rPwO rPw rPwO rPwP frPwPO | rPwO rPwP rPwO rPwP frPwPO | ---- | Δ Δ 0 - |
| BCC rel8 | Branch if Carry Set (if C = 1) | REL | 25 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BEQ rel8 | Branch if Equal (if Z = 1) | REL | 27 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BGE rel8 | Branch if Greater Than or Equal (if N ⊕ V = 0) (signed) | REL | 2C rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BGND | Place CPU12 in Background Mode see CPU12 Reference Manual | INH | 00 | VfPPP | VfPPP | ---- | ---- |
| BGT rel8 | Branch if Greater Than (if Z + (N ⊕ V) = 0) (signed) | REL | 2E rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BHI rel8 | Branch if Higher (if C + Z = 0) (unsigned) | REL | 22 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BHS rel8 | Branch if Higher or Same (if C = 0) (unsigned) same function as BCC | REL | 24 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BITA #opr8i BITA opr8a BITA opr16a BITA oprx0_xysp BITA oprx9_xysp BITA oprx16_xysp BITA [D,xysp] BITA [opr16,xysp] | (A) • (M) Logical AND A with Memory Does not change Accumulator or Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 85 ii 95 dd B5 hh 11 A5 xb A5 xb ff A5 xb ee ff A5 xb A5 xb ee ff | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | ---- | Δ Δ 0 - |
| BITB #opr8i BITB opr8a BITB opr16a BITB oprx0_xysp BITB oprx9_xysp BITB oprx16_xysp BITB [D,xysp] BITB [opr16,xysp] | (B) • (M) Logical AND B with Memory Does not change Accumulator or Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C5 ii D5 dd F5 hh 11 E5 xb E5 xb ff E5 xb ee ff E5 xb E5 xb ee ff | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | ---- | Δ Δ 0 - |
| BITX #opr16i BITX opr8a BITX opr16a BITX oprx0_xysp BITX oprx9_xysp BITX oprx16_xysp BITX [D,xysp] BITX [opr16,xysp] | (x) • (M:M+1) Logical AND X with Memory Does not change Index Register or Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 85 jj kk 18 95 dd 18 B5 hh 11 18 A5 xb 18 A5 xb ff 18 A5 xb ee ff 18 A5 xb 18 A5 xb ee ff | OPO ORPF ORPO ORPF ORPO OFRPP OFIERPF OFIPRPf | NA NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| BITY #opr16i BITY opr8a BITY opr16a BITY oprx0_xysp BITY oprx9_xysp BITY oprx16_xysp BITY [D,xysp] BITY [opr16,xysp] | (Y) • (M:M+1) Logical AND Y with Memory Does not change Index Register or Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 C5 jj kk 18 D5 dd 18 F5 hh 11 18 E5 xb 18 E5 xb ff 18 E5 xb ee ff 18 E5 xb 18 E5 xb ee ff | OPO ORPF ORPO ORPF ORPO OFRPP OFIERPF OFIPRPf | NA NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 4 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|--|---|---|---|---|---------|-------------------------------|
| | | | | HCS12X | HCS12 | | |
| BLE rel8 | Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$) (signed) | REL | 2F rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BLO rel8 | Branch if Lower (if $C = 1$) (unsigned) same function as BCS | REL | 25 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BLS rel8 | Branch if Lower or Same (if $C + Z = 1$) (unsigned) | REL | 23 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BLT rel8 | Branch if Less Than (if $N \oplus V = 1$) (signed) | REL | 2D rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BMI rel8 | Branch if Minus (if $N = 1$) | REL | 2B rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BNE rel8 | Branch if Not Equal (if $Z = 0$) | REL | 26 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BPL rel8 | Branch if Plus (if $N = 0$) | REL | 2A rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BRA rel8 | Branch Always (if $1 = 1$) | REL | 20 rr | PPP | PPP | ---- | ---- |
| BRCLR opr8a, msk8, rel8 BRCLR opr16a, msk8, rel8 BRCLR oprx0_xysp, msk8, rel8 BRCLR oprx9_xysp, msk8, rel8 BRCLR oprx16_xysp, msk8, rel8 | Branch if $(M) \bullet (mm) = 0$ (if All Selected Bit(s) Clear) | DIR EXT IDX IDX1 IDX2 | 4F dd mm rr 1F hh ll mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr | rPPP rfPPP rPPP rfPPP PrfPPP | rPPP rfPPP rPPP rfPPP PrfPPP | ---- | ---- |
| BRN rel8 | Branch Never (if $1 = 0$) | REL | 21 rr | P | P | ---- | ---- |
| BRSET opr8, msk8, rel8 BRSET opr16a, msk8, rel8 BRSET oprx0_xysp, msk8, rel8 BRSET oprx9_xysp, msk8, rel8 BRSET oprx16_xysp, msk8, rel8 | Branch if $(\bar{M}) \bullet (mm) = 0$ (if All Selected Bit(s) Set) | DIR EXT IDX IDX1 IDX2 | 4E dd mm rr 1E hh ll mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr | rPPP rfPPP rPPP rfPPP PrfPPP | rPPP rfPPP rPPP rfPPP PrfPPP | ---- | ---- |
| BSET opr8, msk8 BSET opr16a, msk8 BSET oprx0_xysp, msk8 BSET oprx9_xysp, msk8 BSET oprx16_xysp, msk8 | $(M) \mid (mm) \Rightarrow M$ Set Bit(s) in Memory Set CCR flags with respect to the result | DIR EXT IDX IDX1 IDX2 | 4C dd mm 1C hh ll mm 0C xb mm 0C xb ff mm 0C xb ee ff mm | rPwO rPwP rPwO rPwP frPwPO | rPwO rPwP rPwO rPwP frPwPO | ---- | $\Delta \Delta 0 -$ |
| BSR rel8 | $(SP) - 2 \Rightarrow SP$; $RTN_H:RTN_L \Rightarrow M_{(SP):M_{(SP+1)}}$ Subroutine address fi PC Branch to Subroutine | REL | 07 rr | SPPP | SPPP | ---- | ---- |
| BTAS opr8, msk8 BTAS opr16a, msk8 BTAS oprx0_xysp, msk8 BTAS oprx9_xysp, msk8 BTAS oprx16_xysp, msk8 | $(M) \mid (Mask) \Rightarrow M$ Set Bit(s) in Memory Set CCR flags with respect to operand (M) read | DIR EXT IDX IDX1 IDX2 | 18 35 dd mm 18 36 hh ll mm 18 37 xb mm 18 37 xb ff mm 18 37 xb ee ff mm | ORPWO ORPWP ORPWO ORPWP ORPWPWO | NA NA NA NA NA | ---- | $\Delta \Delta 0 -$ |
| BVC rel8 | Branch if Overflow Bit Clear (if $V = 0$) | REL | 28 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| BVS rel8 | Branch if Overflow Bit Set (if $V = 1$) | REL | 29 rr | PPP/P ¹ | PPP/P ¹ | ---- | ---- |
| CALL opr16a, page CALL oprx0_xysp, page CALL oprx9_xysp, page CALL oprx16_xysp, page CALL [D,xysp] CALL [oprx16, xysp] | $(SP) - 2 \Rightarrow SP$; $RTN_H:RTN_L \Rightarrow M_{(SP):M_{(SP+1)}}$ $(SP) - 1 \Rightarrow SP$; $(PPG) \Rightarrow M_{(SP)}$ pg \Rightarrow PPAGE register; Program address \Rightarrow PC Call subroutine in extended memory (Program may be located on another expansion memory page.) Indirect modes get program address and new pg value based on pointer. | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 4A hh ll pg 4B xb pg 4B xb ff pg 4B xb ee ff pg 4B xb 4B xb ee ff | gnSsPPP gnSsPPP gnSsPPP fgnSsPPP fIignSsPPP fIignSsPPP | gnSsPPP gnSsPPP gnSsPPP fgnSsPPP fIignSsPPP fIignSsPPP | ---- | ---- |
| CBA | $(A) - (B)$ Compare 8-Bit Accumulators | INH | 18 17 | OO | OO | ---- | $\Delta \Delta \Delta \Delta$ |
| CLC | $0 \Rightarrow C$ Translates to ANDCC #\$FE | IMM | 10 FE | P | P | ---- | ---0 |
| CLI | $0 \Rightarrow I$ Translates to ANDCC #\$EF (enables I-bit interrupts) | IMM | 10 EF | P | P | --- | 0---- |
| CLR opr16a CLR oprx0_xysp CLR oprx9_xysp CLR oprx16_xysp CLR [D,xysp] CLR [oprx16,xysp] CLRA CLRB | $0 \Rightarrow$ MClear Memory Location $0 \Rightarrow$ AClear Accumulator A $0 \Rightarrow$ BClear Accumulator B | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 79 hh ll 69 xb 69 xb ff 69 xb ee ff 69 xb 69 xb ee ff 87 C7 | PwO Pw PwO PwP PIfw PIPw O O | PwO Pw PwO PwP PIfw PIPw O O | ---- | 0100 |

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 5 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|--|---|---|--|--|---------|---------|
| | | | | HCS12X | HCS12 | | |
| CLRW opr16a CLRW oprx0_xysp CLRW oprx9_xysp CLRW oprx16_xysp CLRW [D,xysp] CLRW [opr16,xysp] CLRXL CLRXL | 0 ⇒ M:M+1 Clear Memory Location 0 ⇒ X Clear Index Register X 0 ⇒ Y Clear Index Register Y | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 79 hh 11 18 69 xb 18 69 xb ff 18 69 xb ee ff 18 69 xb 18 69 xb ee ff 18 87 18 C7 | OPWO OPW OPWO OPWP OPIFW OPIFW OO OO | NA NA NA NA NA NA NA NA | ---- | 0100 |
| CLV | 0 ⇒ V Translates to ANDCC # \$FD | IMM | 10 FD | P | P | ---- | --0- |
| CMPA #opr8i CMPA opr8a CMPA opr16a CMPA oprx0_xysp CMPA oprx9_xysp CMPA oprx16_xysp CMPA [D,xysp] CMPA [opr16,xysp] | (A) – (M) Compare Accumulator A with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 81 ii 91 dd B1 hh 11 A1 xb A1 xb ff A1 xb ee ff A1 xb A1 xb ee ff | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | ---- | Δ Δ Δ Δ |
| CMPB #opr8i CMPB opr8a CMPB opr16a CMPB oprx0_xysp CMPB oprx9_xysp CMPB oprx16_xysp CMPB [D,xysp] CMPB [opr16,xysp] | (B) – (M) Compare Accumulator B with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C1 ii D1 dd F1 hh 11 E1 xb E1 xb ff E1 xb ee ff E1 xb E1 xb ee ff | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | ---- | Δ Δ Δ Δ |
| COM opr16a COM oprx0_xysp COM oprx9_xysp COM oprx16_xysp COM [D,xysp] COM [opr16,xysp] COMA COMB | (M̄) ⇒ M equivalent to \$FF – (M) ⇒ M 1's Complement Memory Location (Ā) ⇒ A Complement Accumulator A (B̄) ⇒ B Complement Accumulator B | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 71 hh 11 61 xb 61 xb ff 61 xb ee ff 61 xb 61 xb ee ff 41 51 | rPwO rPw rPwO frPwP fIfrPw fIPrPw O O | rPwO rPw rPwO frPwP fIfrPw fIPrPw O O | ---- | Δ Δ 0 1 |
| COMW opr16a COMW oprx0_xysp COMW oprx9_xysp COMW oprx16_xysp COMW [D,xysp] COMW [opr16,xysp] COMXL COMYL | (M̄:M+1) ⇒ M:M+1 equivalent to \$FF – (M:M+1) ⇒ M:M+1 (X̄) ⇒ X Complement Index Register X (Ȳ) ⇒ Y Complement Index Register Y | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 71 hh 11 18 61 xb 18 61 xb ff 18 61 xb ee ff 18 61 xb 18 61 xb ee ff 18 41 18 51 | ORPWO ORPW ORPWO OfRPWP OfIRPWP OfIPRPW OO OO | NA NA NA NA NA NA NA NA | ---- | Δ Δ 0 1 |
| CPD #opr16i CPD opr8a CPD opr16a CPD oprx0_xysp CPD oprx9_xysp CPD oprx16_xysp CPD [D,xysp] CPD [opr16,xysp] | (A:B) – (M:M+1) Compare D to Memory (16-Bit) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 8C jj kk 9C dd BC hh 11 AC xb AC xb ff AC xb ee ff AC xb AC xb ee ff | PO RPp RPO RPp RPO frPP fIfrPp fIPrPp | PO RPp RPO RPp RPO frPP fIfrPp fIPrPp | ---- | Δ Δ Δ Δ |
| CPED #opr16i CPED opr8a CPED opr16a CPED oprx0_xysp CPED oprx9_xysp CPED oprx16_xysp CPED [D,xysp] CPED [opr16,xysp] | (A:B) – (M:M+1) – C Compare D to Memory with Borrow | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 8C jj kk 18 9C dd 18 BC hh 11 18 AC xb 18 AC xb ff 18 AC xb ee ff 18 AC xb 18 AC xb ee ff | OPO ORPp ORPO ORPp ORPO OfRPP OfIRPp OfIPRPp | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| CPES #opr16i CPES opr8a CPES opr16a CPES oprx0_xysp CPES oprx9_xysp CPES oprx16_xysp CPES [D,xysp] CPES [opr16,xysp] | (SP) – (M:M+1) – C Compare SP to Memory with Borrow | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 8F jj kk 18 9F dd 18 BF hh 11 18 AF xb 18 AF xb ff 18 AF xb ee ff 18 AF xb 18 AF xb ee ff | OPO ORPp ORPO ORPp ORPO OfRPP OfIRPp OfIPRPp | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |

Table A-1. Instruction Set Summary (Sheet 6 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|---|---|---|--|---|---------|---------|
| | | | | HCS12X | HCS12 | | |
| CPEX #opr16i CPEX opr8a CPEX opr16a CPEX oprx0_xysp CPEX oprx9_xysp CPEX oprx16_xysp CPEX [D,xysp] CPEX [opr16,xysp] | (X) – (M:M+1) – C Compare X to Memory with Borrow | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 8E jj kk 18 9E dd 18 BE hh 11 18 AE xb 18 AE xb ff 18 AE xb ee ff 18 AE xb 18 AE xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIPRPF | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| CPEY #opr16i CPEY opr8a CPEY opr16a CPEY oprx0_xysp CPEY oprx9_xysp CPEY oprx16_xysp CPEY [D,xysp] CPEY [opr16,xysp] | (Y) – (M:M+1) – C Compare Y to Memory with Borrow | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 8D jj kk 18 9D dd 18 BD hh 11 18 AD xb 18 AD xb ff 18 AD xb ee ff 18 AD xb 18 AD xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIPRPF | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| CPS #opr16i CPS opr8a CPS opr16a CPS oprx0_xysp CPS oprx9_xysp CPS oprx16_xysp CPS [D,xysp] CPS [opr16,xysp] | (SP) – (M:M+1) Compare SP to Memory (16-Bit) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 8F jj kk 9F dd BF hh 11 AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff | PO RPF RPO RPF RPO fRPP fIFRPF fIPRPF | PO RPF RPO RPF RPO fRPP fIFRPF fIPRPF | ---- | Δ Δ Δ Δ |
| CPX #opr16i CPX opr8a CPX opr16a CPX oprx0_xysp CPX oprx9_xysp CPX oprx16_xysp CPX [D,xysp] CPX [opr16,xysp] | (X) – (M:M+1) Compare X to Memory (16-Bit) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 8E jj kk 9E dd BE hh 11 AE xb AE xb ff AE xb ee ff AE xb AE xb ee ff | PO RPF RPO RPF RPO fRPP fIFRPF fIPRPF | PO RPF RPO RPF RPO fRPP fIFRPF fIPRPF | ---- | Δ Δ Δ Δ |
| CPY #opr16i CPY opr8a CPY opr16a CPY oprx0_xysp CPY oprx9_xysp CPY oprx16_xysp CPY [D,xysp] CPY [opr16,xysp] | (Y) – (M:M+1) Compare Y to Memory (16-Bit) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 8D jj kk 9D dd BD hh 11 AD xb AD xb ff AD xb ee ff AD xb AD xb ee ff | PO RPF RPO RPF RPO fRPP fIFRPF fIPRPF | PO RPF RPO RPF RPO fRPP fIFRPF fIPRPF | ---- | Δ Δ Δ Δ |
| DAA | Adjust Sum to BCD Decimal Adjust Accumulator A | INH | 18 07 | OfO | OfO | ---- | Δ Δ ? Δ |
| DBEQ abdxys, rel9 | (cntr) – 1 ⇒ cntr if (cntr) = 0, then Branch else Continue to next instruction Decrement Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP) | REL (9-bit) | 04 1b rr | PPP (branch) PPO (no branch) | PPP (branch) PPO (no branch) | ---- | ---- |
| DBNE abdxys, rel9 | (cntr) – 1 ⇒ cntr If (cntr) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP) | REL (9-bit) | 04 1b rr | PPP (branch) PPO (no branch) | PPP (branch) PPO (no branch) | ---- | ---- |
| DEC opr16a DEC oprx0_xysp DEC oprx9_xysp DEC oprx16_xysp DEC [D,xysp] DEC [opr16,xysp] DECA DECB | (M) – \$01 ⇒ M Decrement Memory Location (A) – \$01 ⇒ A Decrement A (B) – \$01 ⇒ B Decrement B | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 73 hh 11 63 xb 63 xb ff 63 xb ee ff 63 xb 63 xb ee ff 43 53 | rPwO rPw rPwO fPrPwP fIFrPw fIPrPw O O | rPwO rPw rPwO fPrPwP fIFrPw fIPrPw O O | ---- | Δ Δ Δ - |
| DECW opr16a DECW oprx0_xysp DECW oprx9_xysp DECW oprx16_xysp DECW [D,xysp] DECW [opr16,xysp] DECX DECY | (M:M+1) – \$01 ⇒ M:M+1 Decrement Memory Location (X) – \$01 ⇒ X Decrement X (Y) – \$01 ⇒ Y Decrement Y | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 73 hh 11 18 63 xb 18 63 xb ff 18 63 xb ee ff 18 63 xb 18 63 xb ee ff18 18 43 18 53 | ORPWO ORPW ORPWO OfRPPW OfIFRPW OfIPRPW OO OO | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ - |

Table A-1. Instruction Set Summary (Sheet 7 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|--|---|---|--|--|---------|---------|
| | | | | HCS12X | HCS12 | | |
| DES | $(SP) - \$0001 \Rightarrow SP$ Translates to LEAS -1, SP | IDX | 1B 9F | Pf | Pf | ---- | ---- |
| DEX | $(X) - \$0001 \Rightarrow X$ Decrement Index Register X | INH | 09 | O | O | ---- | -Δ-- |
| DEY | $(Y) - \$0001 \Rightarrow Y$ Decrement Index Register Y | INH | 03 | O | O | ---- | -Δ-- |
| EDIV | $(Y:D) \div (X) \Rightarrow Y$ Remainder fi D 32 by 16 Bit \Rightarrow 16 Bit Divide (unsigned) | INH | 11 | fffffffffo | fffffffffo | ---- | ΔΔΔΔ |
| EDIVS | $(Y:D) \div (X) \Rightarrow Y$ Remainder fi D 32 by 16 Bit \Rightarrow 16 Bit Divide (signed) | INH | 18 14 | 0fffffffffo | 0fffffffffo | ---- | ΔΔΔΔ |
| EMACS opr16a ¹ | $(M_X) \cdot M_{(X+1)} \times (M_Y) \cdot M_{(Y+1)} + (M-M+3) \Rightarrow M-M+3$ 16 by 16 Bit \Rightarrow 32 Bit Multiply and Accumulate (signed) | Special | 18 12 hh 11 | ORRORRWPP | ORROffERRfWWP | ---- | ΔΔΔΔ |
| EMAXD oprx0_xyssp EMAXD oprx9_xyssp EMAXD oprx16_xyssp EMAXD [D_xyssp] EMAXD [opr16_xyssp] | $\text{MAX}(D), (M:M+1) \Rightarrow D$ MAX of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$ | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 1A xb 18 1A xb ff 18 1A xb ee ff 18 1A xb 18 1A xb ee ff | ORPF ORPO OfRPP OfIRPF OfIPRF | ORPF ORPO OfRPP OfIRPF OfIPRF | ---- | ΔΔΔΔ |
| EMAXM oprx0_xyssp EMAXM oprx9_xyssp EMAXM oprx16_xyssp EMAXM [D_xyssp] EMAXM [opr16_xyssp] | $\text{MAX}(D), (M:M+1) \Rightarrow M:M+1$ MAX of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$ | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 1E xb 18 1E xb ff 18 1E xb ee ff 18 1E xb 18 1E xb ee ff | ORPW ORPWO OfRPWP OfIRPW OfIPRPW | ORPW ORPWO OfRPWP OfIRPW OfIPRPW | ---- | ΔΔΔΔ |
| EMIND oprx0_xyssp EMIND oprx9_xyssp EMIND oprx16_xyssp EMIND [D_xyssp] EMIND [opr16_xyssp] | $\text{MIN}(D), (M:M+1) \Rightarrow D$ MIN of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$ | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 1B xb 18 1B xb ff 18 1B xb ee ff 18 1B xb 18 1B xb ee ff | ORPF ORPO OfRPP OfIRPF OfIPRF | ORPF ORPO OfRPP OfIRPF OfIPRF | ---- | ΔΔΔΔ |
| EMINM oprx0_xyssp EMINM oprx9_xyssp EMINM oprx16_xyssp EMINM [D_xyssp] EMINM [opr16_xyssp] | $\text{MIN}(D), (M:M+1) \Rightarrow M:M+1$ MIN of 2 Unsigned 16-Bit Values N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$ | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 1F xb 18 1F xb ff 18 1F xb ee ff 18 1F xb 18 1F xb ee ff | ORPW ORPWO OfRPWP OfIRPW OfIPRPW | ORPW ORPWO OfRPWP OfIRPW OfIPRPW | ---- | ΔΔΔΔ |
| EMUL | $(D) \times (Y) \Rightarrow Y:D$ 16 by 16 Bit Multiply (unsigned) | INH | 13 | O | ff0 | ---- | ΔΔ-Δ |
| EMULS | $(D) \times (Y) \Rightarrow Y:D$ 16 by 16 Bit Multiply (signed) | INH | 18 13 | Ofo (if followed by Page 2 instruction) Offo | Ofo Offo | ---- | ΔΔ-D |
| EORA #opr8i EORA opr8a EORA opr16a EORA oprx0_xyssp EORA oprx9_xyssp EORA oprx16_xyssp EORA [D_xyssp] EORA [opr16_xyssp] | $(A) \oplus (M) \Rightarrow A$ Exclusive-OR A with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 88 ii 98 dd B8 hh 11 A8 xb A8 xb ff A8 xb ee ff A8 xb A8 xb ee ff | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | P rPf rPO rPO frPP fIfrPf fIPrPf | ---- | ΔΔ0- |
| EORB #opr8i EORB opr8a EORB opr16a EORB oprx0_xyssp EORB oprx9_xyssp EORB oprx16_xyssp EORB [D_xyssp] EORB [opr16_xyssp] | $(B) \oplus (M) \Rightarrow B$ Exclusive-OR B with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C8 ii D8 dd F8 hh 11 E8 xb E8 xb ff E8 xb ee ff E8 xb E8 xb ee ff | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | P rPf rPO rPO frPP fIfrPf fIPrPf | ---- | ΔΔ0- |
| EORX #opr16i EORX opr8a EORX opr16a EORX oprx0_xyssp EORX oprx9_xyssp EORX oprx16_xyssp EORX [D_xyssp] EORX [opr16_xyssp] | $(X) \oplus (M:M+1) \Rightarrow X$ Exclusive-OR X with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 88 jj kk 18 98 dd 18 B8 hh 11 18 A8 xb 18 A8 xb ff 18 A8 xb ee ff 18 A8 xb 18 A8 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIRPF OfIPRF | NA NA NA NA NA NA NA NA | ---- | ΔΔ0- |

Note:1. opr16a is an extended address specification. Both X and Y point to source operands.

Table A-1. Instruction Set Summary (Sheet 8 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|--|---|---|--|--|---------|--------------------------|
| | | | | HCS12X | HCS12 | | |
| EORY #opr16i EORY opr8a EORY opr16a EORY oprx0_xysp EORY oprx9_xysp EORY oprx16_xysp EORY [D,xysp] EORY [opr16,xysp] | $(Y) \oplus (M:M+1) \Rightarrow Y$ Exclusive-OR Y with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 C8 jj kk 18 D8 dd 18 F8 hh ll 18 E8 xb 18 E8 xb ff 18 E8 xb ee ff 18 E8 xb 18 E8 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | ---- | $\Delta \Delta 0-$ |
| ETBL oprx0_xysp | $(M:M+1) + [(B) \times ((M+2:M+3) - (M:M+1))] \Rightarrow D$ 16-Bit Table Lookup and Interpolate Initialize B, and index before ETBL. <ea> points at first table entry (M:M+1) and B is fractional part of lookup value (no indirect addr. modes or extensions allowed) | IDX | 18 3F xb | ORRfffffP ORRfffffP | | ---- | $\Delta \Delta - \Delta$ |
| EXG abcdxys,abcdxys | $(r1) \Leftrightarrow (r2)$ (if r1 and r2 same size) or $\$00:(r1) \Rightarrow r2$ (if r1=8-bit; r2=16-bit) or $(r1_{low}) \Leftrightarrow (r2)$ (if r1=16-bit; r2=8-bit) r1 and r2 may be A, B, CCR, D, X, Y, or SP | INH | B7 eb | P | P | ---- | ---- |
| FDIV | $(D) \div (X) \Rightarrow X$; Remainder fi D 16 by 16 Bit Fractional Divide | INH | 18 11 | Offfffffffff0 Offfffffffff0 | | ---- | $-\Delta \Delta \Delta$ |
| GLDAA opr8a GLDAA opr16a GLDAA oprx0_xysp GLDAA oprx9_xysp GLDAA oprx16_xysp GLDAA [D,xysp] GLDAA [opr16,xysp] | $G(M) \Rightarrow A$ Load Accumulator A from Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 96 dd 18 B6 hh ll 18 A6 xb 18 A6 xb ff 18 A6 xb ee ff 18 A6 xb 18 A6 xb ee ff | OrPF OrPO OrPF OrPO OfRPP OfIFrPF OfIFrPF | NA NA NA NA NA NA NA | ---- | $\Delta \Delta 0-$ |
| GLDAB opr8a GLDAB opr16a GLDAB oprx0_xysp GLDAB oprx9_xysp GLDAB oprx16_xysp GLDAB [D,xysp] GLDAB [opr16,xysp] | $G(M) \Rightarrow B$ Load Accumulator B from Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 D6 dd 18 F6 hh ll 18 E6 xb 18 E6 xb ff 18 E6 xb ee ff 18 E6 xb 18 E6 xb ee ff | OrPF OrPO OrPF OrPO OfRPP OfIFrPF OfIFrPF | NA NA NA NA NA NA NA | ---- | $\Delta \Delta 0-$ |
| GLDD opr8a GLDD opr16a GLDD oprx0_xysp GLDD oprx9_xysp GLDD oprx16_xysp GLDD [D,xysp] GLDD [opr16,xysp] | $G(M:M+1) \Rightarrow A:B$ Load Double Accumulator D (A:B) from Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 DC dd 18 FC hh ll 18 EC xb 18 EC xb ff 18 EC xb ee ff 18 EC xb 18 EC xb ee ff | ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA | ---- | $\Delta \Delta 0-$ |
| GLDS opr8a GLDS opr16a GLDS oprx0_xysp GLDS oprx9_xysp GLDS oprx16_xysp GLDS [D,xysp] GLDS [opr16,xysp] | $G(M:M+1) \Rightarrow SP$ Load Stack Pointer from Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 DF dd 18 FF hh ll 18 EF xb 18 EF xb ff 18 EF xb ee ff 18 EF xb 18 EF xb ee ff | ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA | ---- | $\Delta \Delta 0-$ |
| GLDX opr8a GLDX opr16a GLDX oprx0_xysp GLDX oprx9_xysp GLDX oprx16_xysp GLDX [D,xysp] GLDX [opr16,xysp] | $G(M:M+1) \Rightarrow X$ Load Index Register X from Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 DE dd 18 FE hh ll 18 EE xb 18 EE xb ff 18 EE xb ee ff 18 EE xb 18 EE xb ee ff | ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA | ---- | $\Delta \Delta 0-$ |
| GLDY opr8a GLDY opr16a GLDY oprx0_xysp GLDY oprx9_xysp GLDY oprx16_xysp GLDY [D,xysp] GLDY [opr16,xysp] | $G(M:M+1) \Rightarrow Y$ Load Index Register Y from Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 DD dd 18 FD hh ll 18 ED xb 18 ED xb ff 18 ED xb ee ff 18 ED xb 18 ED xb ee ff | ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA | ---- | $\Delta \Delta 0-$ |

Table A-1. Instruction Set Summary (Sheet 9 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|---|---|--|---|---|---------|---------|
| | | | | HCS12X | HCS12 | | |
| GSTAA opr8a GSTAA opr16a GSTAA oprx0_xyssp GSTAA oprx9_xyssp GSTAA oprx16_xyssp GSTAA [D,xyssp] GSTAA [opr16,xyssp] | (A) ⇒ G(M) Store Accumulator A to Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 5A dd 18 7A hh 11 18 6A xb 18 6A xb ff 18 6A xb ee ff 18 6A xb 18 6A xb ee ff | OPw OPwO OPw OPwO OPwP OPIfw OPIPw | NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| GSTAB opr8a GSTAB opr16a GSTAB oprx0_xyssp GSTAB oprx9_xyssp GSTAB oprx16_xyssp GSTAB [D,xyssp] GSTAB [opr16,xyssp] | (B) ⇒ G(M) Store Accumulator B to Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 5B dd 18 7B hh 11 18 6B xb 18 6B xb ff 18 6B xb ee ff 18 6B xb 18 6B xb ee ff | OPw OPwO OPw OPwO OPwP OPIfw OPIPw | NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| GSTD opr8a GSTD opr16a GSTD oprx0_xyssp GSTD oprx9_xyssp GSTD oprx16_xyssp GSTD [D,xyssp] GSTD [opr16,xyssp] | (A) ⇒ G(M), (B) ⇒ G(M+1) Store Double Accumulator to Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 5C dd 18 7C hh 11 18 6C xb 18 6C xb ff 18 6C xb ee ff 18 6C xb 18 6C xb ee ff | OPw OPwO OPw OPwO OPwP OPIfw OPIPw | NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| GSTS opr8a GSTS opr16a GSTS oprx0_xyssp GSTS oprx9_xyssp GSTS oprx16_xyssp GSTS [D,xyssp] GSTS [opr16,xyssp] | (SP) ⇒ G(M:M+1) Store Stack Pointer to Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 5F dd 18 7F hh 11 18 6F xb 18 6F xb ff 18 6F xb ee ff 18 6F xb 18 6F xb ee ff | OPw OPwO OPw OPwO OPwP OPIfw OPIPw | NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| GSTX opr8a GSTX opr16a GSTX oprx0_xyssp GSTX oprx9_xyssp GSTX oprx16_xyssp GSTX [D,xyssp] GSTX [opr16,xyssp] | (X) ⇒ G(M:M+1) Store Index Register X to Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 5E dd 18 7E hh 11 18 6E xb 18 6E xb ff 18 6E xb ee ff 18 6E xb 18 6E xb ee ff | OPw OPwO OPw OPwO OPwP OPIfw OPIPw | NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| GSTY opr8a GSTY opr16a GSTY oprx0_xyssp GSTY oprx9_xyssp GSTY oprx16_xyssp GSTY [D,xyssp] GSTY [opr16,xyssp] | (Y) ⇒ G(M:M+1) Store Index Register Y to Global Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 5D dd 18 7D hh 11 18 6D xb 18 6D xb ff 18 6D xb ee ff 18 6D xb 18 6D xb ee ff | OPw OPwO OPw OPwO OPwP OPIfw OPIPw | NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| IBEQ abdxys, rel9 | (cntr) + 1 ⇒ cntr If (cntr) = 0, then Branch else Continue to next instruction Increment Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP) | REL (9-bit) | 04 1b rr | PPP (branch) PPO (no branch) | PPP (branch) PPO (no branch) | ---- | ---- |
| IBNE abdxys, rel9 | (cntr) + 1 ⇒ cntr if (cntr) not = 0, then Branch; else Continue to next instruction Increment Counter and Branch if ≠ 0 (cntr = A, B, D, X, Y, or SP) | REL (9-bit) | 04 1b rr | PPP (branch) PPO (no branch) | PPP (branch) PPO (no branch) | ---- | ---- |
| IDIV | (D) ÷ (X) ⇒ X; Remainder ⇒ D 16 by 16 Bit Integer Divide (unsigned) | INH | 18 10 | 0fffffff0 | 0fffffff0 | ---- | - Δ 0 Δ |
| IDIVS | (D) ÷ (X) ⇒ X; Remainder ⇒ D 16 by 16 Bit Integer Divide (signed) | INH | 18 15 | 0fffffff0 | 0fffffff0 | ---- | Δ Δ Δ Δ |
| INC opr16a INC oprx0_xyssp INC oprx9_xyssp INC oprx16_xyssp INC [D,xyssp] INC [opr16,xyssp] INCA INCB | (M) + \$01 ⇒ M Increment Memory Byte (A) + \$01 ⇒ AIncrement Acc. A (B) + \$01 ⇒ BIncrement Acc. B | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 72 hh 11 62 xb 62 xb ff 62 xb ee ff 62 xb 62 xb ee ff 42 52 | rPwO rPw rPwO rPwO fIrPwP fIfrPw fIPrPw O O | rPwO rPw rPwO rPwO fIrPwP fIfrPw fIPrPw O O | ---- | Δ Δ Δ - |

Table A-1. Instruction Set Summary (Sheet 11 of 20)




| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|--|---|---|--|--|---------|---------|
| | | | | HCS12X | HCS12 | | |
| LDAB #opr8i LDAB opr8a LDAB opr16a LDAB oprx0_xysp LDAB oprx9_xysp LDAB oprx16_xysp LDAB [D,xysp] LDAB [opr16,xysp] | (M) ⇒ B Load Accumulator B | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C6 ii D6 dd F6 hh 11 E6 xb E6 xb ff E6 xb ee ff E6 xb E6 xb ee ff | P rPp rPO rPp rPO frPP fIfRPp fIPrPp | P rPp rPO rPp rPO frPP fIfRPp fIPrPp | ---- | Δ Δ 0 - |
| LDD #opr16i LDD opr8a LDD opr16a LDD oprx0_xysp LDD oprx9_xysp LDD oprx16_xysp LDD [D,xysp] LDD [opr16,xysp] | (M:M+1) ⇒ A:B Load Double Accumulator D (A:B) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | CC jj kk DC dd FC hh 11 EC xb EC xb ff EC xb ee ff EC xb EC xb ee ff | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | ---- | Δ Δ 0 - |
| LDS #opr16i LDS opr8a LDS opr16a LDS oprx0_xysp LDS oprx9_xysp LDS oprx16_xysp LDS [D,xysp] LDS [opr16,xysp] | (M:M+1) ⇒ SP Load Stack Pointer | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | CF jj kk DF dd FF hh 11 EF xb EF xb ff EF xb ee ff EF xb EF xb ee ff | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | ---- | Δ Δ 0 - |
| LDX #opr16i LDX opr8a LDX opr16a LDX oprx0_xysp LDX oprx9_xysp LDX oprx16_xysp LDX [D,xysp] LDX [opr16,xysp] | (M:M+1) ⇒ X Load Index Register X | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | CE jj kk DE dd FE hh 11 EE xb EE xb ff EE xb ee ff EE xb EE xb ee ff | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | ---- | Δ Δ 0 - |
| LDY #opr16i LDY opr8a LDY opr16a LDY oprx0_xysp LDY oprx9_xysp LDY oprx16_xysp LDY [D,xysp] LDY [opr16,xysp] | (M:M+1) ⇒ Y Load Index Register Y | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | CD jj kk DD dd FD hh 11 ED xb ED xb ff ED xb ee ff ED xb ED xb ee ff | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | PO RPp RPO RPp RPO frPP fIfRPp fIPRPp | ---- | Δ Δ 0 - |
| LEAS oprx0_xysp LEAS oprx9_xysp LEAS oprx16_xysp | Effective Address ⇒ SP Load Effective Address into SP | IDX IDX1 IDX2 | 1B xb 1B xb ff 1B xb ee ff | Pp PO PP | Pp PO PP | ---- | ---- |
| LEAX oprx0_xysp LEAX oprx9_xysp LEAX oprx16_xysp | Effective Address ⇒ X Load Effective Address into X | IDX IDX1 IDX2 | 1A xb 1A xb ff 1A xb ee ff | Pp PO PP | Pp PO PP | ---- | ---- |
| LEAY oprx0_xysp LEAY oprx9_xysp LEAY oprx16_xysp | Effective Address ⇒ Y Load Effective Address into Y | IDX IDX1 IDX2 | 19 xb 19 xb ff 19 xb ee ff | Pp PO PP | Pp PO PP | ---- | ---- |
| LSL opr16a LSL oprx0_xysp LSL oprx9_xysp LSL oprx16_xysp LSL [D,xysp] LSL [opr16,xysp] LSLA LSLB |  Logical Shift Left same function as ASL | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 78 hh 11 68 xb 68 xb ff 68 xb ee ff 68 xb ee ff | rPwO rPw rPwO frPPw fIfRPw fIPrPw | rPwO rPw rPwO frPPw fIfRPw fIPrPw | ---- | Δ Δ Δ Δ |
| LSLD |  Logical Shift Left D Accumulator same function as ASLD | INH | 59 | O | O | ---- | Δ Δ Δ Δ |
| LSR opr16a LSR oprx0_xysp LSR oprx9_xysp LSR oprx16_xysp LSR [D,xysp] LSR [opr16,xysp] LSRA LSRB |  Logical Shift Right | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 74 hh 11 64 xb 64 xb ff 64 xb ee ff 64 xb ee ff | rPwO rPw rPwO frPwP fIfRPw fIPrPw | rPwO rPw rPwO frPwP fIfRPw fIPrPw | ---- | 0 Δ Δ Δ |
| | Logical Shift Accumulator A to Right Logical Shift Accumulator B to Right | INH INH | 44 54 | O O | O O | | |

Table A-1. Instruction Set Summary (Sheet 12 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|---|---|---|--|--|---------|---------|
| | | | | HCS12X | HCS12 | | |
| LSRD | <p>Logical Shift Right D Accumulator</p> | INH | 49 | O | O | ---- | 0 Δ Δ Δ |
| LSRW opr16a LSRW opr0_xysp LSRW opr9_xysp LSRW opr16_xysp LSRW [D,xysp] LSRW [opr16_xysp] LSRX LSRY | <p>Logical Shift Index Register X to Right Logical Shift Index Register Y to Right</p> | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 74 hh 11 18 64 xb 18 64 xb ff 18 64 xb ee ff 18 64 xb 18 64 xb ee ff 18 44 18 54 | ORPWO ORPW ORPWO OFrPWP OFIfrPWP OFIfrPWP OO OO | NA NA NA NA NA NA NA NA | ---- | 0 Δ Δ Δ |
| MAXA opr0_xysp MAXA opr9_xysp MAXA opr16_xysp MAXA [D,xysp] MAXA [opr16_xysp] | <p>MAX((A), (M)) ⇒ A MAX of 2 Unsigned 8-Bit Values</p> <p>N, Z, V and C status bits reflect result of internal compare ((A) – (M)).</p> | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 18 xb 18 18 xb ff 18 18 xb ee ff 18 18 xb 18 18 xb ee ff | OrPf OrPO OfrrPP OfIfrPf OfIPrPf | OrPf OrPO OfrrPP OfIfrPf OfIPrPf | ---- | Δ Δ Δ Δ |
| MAXM opr0_xysp MAXM opr9_xysp MAXM opr16_xysp MAXM [D,xysp] MAXM [opr16_xysp] | <p>MAX((A), (M)) ⇒ M MAX of 2 Unsigned 8-Bit Values</p> <p>N, Z, V and C status bits reflect result of internal compare ((A) – (M)).</p> | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 1C xb 18 1C xb ff 18 1C xb ee ff 18 1C xb 18 1C xb ee ff | OrPw OrPwO OfrrPwP OfIfrPw OfIPrPw | OrPw OrPwO OfrrPwP OfIfrPw OfIPrPw | ---- | Δ Δ Δ Δ |
| MEM | <p>m (grade) fi M_Y; (X) + 4 ⇒ X; (Y) + 1 ⇒ Y; A unchanged</p> <p>if (A) < P1 or (A) > P2 then m = 0, else m = MIN(((A) – P1) × S1, (P2 – (A)) × S2, \$FF) where: A = current crisp input value; X points at 4-byte data structure that describes a trapezoidal membership function (P1, P2, S1, S2); Y points at fuzzy input (RAM location). See CPU12 Reference Manual for special cases.</p> | Special | 01 | RRfOw | RRfOw | --?– | ???? |
| MINA opr0_xysp MINA opr9_xysp MINA opr16_xysp MINA [D,xysp] MINA [opr16_xysp] | <p>MIN((A), (M)) ⇒ A MIN of 2 Unsigned 8-Bit Values</p> <p>N, Z, V and C status bits reflect result of internal compare ((A) – (M)).</p> | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 19 xb 18 19 xb ff 18 19 xb ee ff 18 19 xb 18 19 xb ee ff | OrPf OrPO OfrrPP OfIfrPf OfIPrPf | OrPf OrPO OfrrPP OfIfrPf OfIPrPf | ---- | Δ Δ Δ Δ |
| MINM opr0_xysp MINM opr9_xysp MINM opr16_xysp MINM [D,xysp] MINM [opr16_xysp] | <p>MIN((A), (M)) ⇒ M MIN of 2 Unsigned 8-Bit Values</p> <p>N, Z, V and C status bits reflect result of internal compare ((A) – (M)).</p> | IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 1D xb 18 1D xb ff 18 1D xb ee ff 18 1D xb 18 1D xb ee ff | OrPw OrPwO OfrrPwP OfIfrPw OfIPrPw | OrPw OrPwO OfrrPwP OfIfrPw OfIPrPw | ---- | Δ Δ Δ Δ |
| MOVB #opr8i, opr16a ¹ MOVB #opr8i, opr0_xysp ¹ MOVB #opr8i, opr9_xysp ¹ MOVB #opr8i, opr16_xysp ¹ MOVB #opr8i, [D_xysp] ¹ MOVB #opr8i, [opr16_xysp] ¹ | # ⇒ M Immediate to Memory Byte-Move (8-Bit) | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 0B ii hh 11 18 08 xb ² ii 18 08 xb ² ff ii 18 08 xb ² ee ff ii 18 08 xb ² ii 18 08 xb ² ee ff ii | PwP PwO PwP PPwO PIOw PIOwP | NA NA NA NA NA NA | ---- | ---- |
| MOVB opr16a, opr16a ¹ MOVB opr16a, opr0_xysp ¹ MOVB opr16a, opr9_xysp ¹ MOVB opr16a, opr16_xysp ¹ MOVB opr16a, [D_xysp] ¹ MOVB opr16a, [opr16_xysp] ¹ | (M ₁) ⇒ M ₂ Memory to Memory Byte-Move (8-Bit) EXT Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 0C hh 11 hh 11 18 09 xb ² hh 11 18 09 xb ² ff hh 11 18 09 xb ² ee ff hh 11 18 09 xb ² hh 11 18 09 xb ² ee ff hh 11 | PrPwO PrPw PrPwO PPrPw PrIPw PPrIPw | NA NA NA NA NA NA | ---- | ---- |
| MOVB opr0_xysp, opr16a ¹ MOVB opr0_xysp, opr0_xysp ¹ MOVB opr0_xysp, opr9_xysp ¹ MOVB opr0_xysp, opr16_xysp ¹ MOVB opr0_xysp, [D_xysp] ¹ MOVB opr0_xysp, [opr16_xysp] ¹ | (M ₁) ⇒ M ₂ Memory to Memory Byte-Move (8-Bit) IDX Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 0D xb hh 11 18 0A xb xb 18 0A xbxb ff 18 0A xb xb ee ff 18 0A xb xb 18 0A xb xb ee ff | rPPw rPOw rPPw rPOPw rPIOw rPPIOw | NA NA NA NA NA NA | ---- | ---- |
| MOVB opr9_xysp, opr16a ¹ MOVB opr9_xysp, opr0_xysp ¹ MOVB opr9_xysp, opr9_xysp ¹ MOVB opr9_xysp, opr16_xysp ¹ MOVB opr9_xysp, [D_xysp] ¹ MOVB opr9_xysp, [opr16_xysp] ¹ | (M ₁) ⇒ M ₂ Memory to Memory Byte-Move (8-Bit), IDX1 Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 0D xb ff hh 11 18 0A xb ff xb 18 0A xb ff xb ff 18 0A xb ff xb ee ff 18 0A xb ff xb 18 0A xb ff xb ee ff | PrOPw PrOOw PrOPw PrOOPw PrOIOw PrOPIOw | NA NA NA NA NA NA | ---- | ---- |

Notes: 1. The first operand in the source code statement specifies the source for the move.
2. The IDX destination code is listed before the source for backwards compatibility.

Table A-1. Instruction Set Summary (Sheet 13 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|---|---|---|--|----------------------------------|---------|---------|
| | | | | HCS12X | HCS12 | | |
| MOVB oprx16_xysp, opr16a ¹ MOVB oprx16_xysp, oprx0_xysp ¹ MOVB oprx16_xysp, oprx9_xysp ¹ MOVB oprx16_xysp, oprx16_xysp ¹ MOVB oprx16_xysp, [D_xysp] ¹ MOVB oprx16_xysp, [oprx16_xysp] ¹ | (M ₁) ⇒ M ₂ Memory to Memory Byte-Move (8-Bit), IDX2 Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 0D xb ee ff hh 11 18 0A xb ee ff xb 18 0A xb ee ff xb ff 18 0A xb ee ff xb ee ff 18 0A xb ee ff xb 18 0A xb ee ff xb ee ff | PrPPw PrPOw PrPPw PrPOPw PrPIOw PrPPIO | NA NA NA NA NA NA | ---- | ---- |
| MOVB [D_xysp], opr16a ¹ MOVB [D_xysp], oprx0_xysp ¹ MOVB [D_xysp], oprx9_xysp ¹ MOVB [D_xysp], oprx16_xysp ¹ MOVB [D_xysp], [D_xysp] ¹ MOVB [D_xysp], [oprx16_xysp] ¹ | (M ₁) ⇒ M ₂ Memory to Memory Byte-Move (8-Bit), [D,IDX] Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 0D xb hh 11 18 0A xb xb 18 0A xb xb ff 18 0A xb xb ee ff 18 0A xb xb 18 0A xb xb ee ff | IPrfPw IPrfOw IPrfPw IPrfOPw IPrfIOw IPrfPIOw | NA NA NA NA NA NA | ---- | ---- |
| MOVB [oprx16_xysp], opr16a ¹ MOVB [oprx16_xysp], oprx0_xysp ¹ MOVB [oprx16_xysp], oprx9_xysp ¹ MOVB [oprx16_xysp], oprx16_xysp ¹ MOVB [oprx16_xysp], [D_xysp] ¹ MOVB [oprx16_xysp], [oprx16_xysp] ¹ | (M ₁) ⇒ M ₂ Memory to Memory Byte-Move (8-Bit), [IDX2] Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 0D xb ee ff hh 11 18 0A xb ee ff xb 18 0A xb ee ff xb ff 18 0A xb ee ff xb ee ff 18 0A xb ee ff xb 18 0A xb ee ff xb ee ff | PIPrfPw PIPrfOw PIPrfPw PIPrfOPw PIPrfIOw PIPrfPIOw | NA NA NA NA NA NA | ---- | ---- |
| MOVW #opr16i, opr16a ¹ MOVW #opr16i, oprx0_xysp ¹ MOVW #opr16i, oprx9_xysp ¹ MOVW #opr16i, oprx16_xysp ¹ MOVW #opr16i, [D_xysp] ¹ MOVW #opr16i, [oprx16_xysp] ¹ | # ⇒ M:M+1 ₂ Immediate to Memory Word-Move (16-Bit) | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 03 jj kk hh 11 18 00 xb ² jj kk 18 00 xb ² ff jj kk 18 00 xb ² ee ff jj kk 18 00 xb ² jj kk 18 00 xb ² ee ff jj kk | PWPO PWP PPWO PPWP PIPW PIPWP | NA NA NA NA NA NA | ---- | ---- |
| MOVW opr16a, opr16a ¹ MOVW opr16a, oprx0_xysp ¹ MOVW opr16a, oprx9_xysp ¹ MOVW opr16a, oprx16_xysp ¹ MOVW opr16a, [D_xysp] ¹ MOVW opr16a, [oprx16_xysp] ¹ | (M:M+1) ⇒ M:M+1 ₂ Memory to Memory Word-Move (16-Bit), EXT Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 04 hh 11 hh 11 18 01 xb ² hh 11 18 01 xb ² ff hh 11 18 01 xb ² ee ff hh 11 18 01 xb ² hh 11 18 01 xb ² ee ff hh 11 | PRPWO PRPW PRPWO PPRPW PRIPW PPRIPW | NA NA NA NA NA NA | ---- | ---- |
| MOVW oprx0_xysp, opr16a ¹ MOVW oprx0_xysp, oprx0_xysp ¹ MOVW oprx0_xysp, oprx9_xysp ¹ MOVW oprx0_xysp, oprx16_xysp ¹ MOVW oprx0_xysp, [D_xysp] ¹ MOVW oprx0_xysp, [oprx16_xysp] ¹ | (M:M+1) ⇒ M:M+1 ₂ Memory to Memory Word-Move (16-Bit), IDX Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 05 xb hh 11 18 02 xb xb 18 02 xb xb ff 18 02 xb xb ee ff 18 02 xb xb 18 02 xb xb ee ff | RPPW RPOW RPPW RPOPW RPIOw RPPIOw | NA NA NA NA NA NA | ---- | ---- |
| MOVW oprx9_xysp, opr16a ¹ MOVW oprx9_xysp, oprx0_xysp ¹ MOVW oprx9_xysp, oprx9_xysp ¹ MOVW oprx9_xysp, oprx16_xysp ¹ MOVW oprx9_xysp, [D_xysp] ¹ MOVW oprx9_xysp, [oprx16_xysp] ¹ | (M:M+1) ⇒ M:M+1 ₂ Memory to Memory Word-Move (16-Bit), IDX1 Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 05 xb ff hh 11 18 02 xb ff xb 18 02 xb ff xb ff 18 02 xb ff xb ee ff 18 02 xb ff xb 18 02 xb ff xb ee ff | PROPW PROOW PROPW PROOPW PROIOw PROPIOw | NA NA NA NA NA NA | ---- | ---- |
| MOVW oprx16_xysp, opr16a ¹ MOVW oprx16_xysp, oprx0_xysp ¹ MOVW oprx16_xysp, oprx9_xysp ¹ MOVW oprx16_xysp, oprx16_xysp ¹ MOVW oprx16_xysp, [D_xysp] ¹ MOVW oprx16_xysp, [oprx16_xysp] ¹ | (M:M+1) ⇒ M:M+1 ₂ Memory to Memory Word-Move (16-Bit), IDX2 Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 05 xb ee ff hh 11 18 02 xb ee ff xb 18 02 xb ee ff xb ff 18 02 xb ee ff xb ee ff 18 02 xb ee ff xb 18 02 xb ee ff xb ee ff | PRPPW PRPOW PRPPW PRPPW PRPPW PRPPW | NA NA NA NA NA NA | ---- | ---- |

Notes: 1. The first operand in the source code statement specifies the source for the move.
2. The IDX destination code is listed before the source for backwards compatibility.

Table A-1. Instruction Set Summary (Sheet 14 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|---|---|--|---|---|---------|---------|
| | | | | HCS12X | HCS12 | | |
| MOVW [D_xysp], opr16a ¹ MOVW [D_xysp], oprx0_xysp ¹ MOVW [D_xysp], oprx9_xysp ¹ MOVW [D_xysp], oprx16_xysp ¹ MOVW [D_xysp], [D_xysp] ¹ MOVW [D_xysp], [opr16_xysp] ¹ | (M:M+1) ⇒ M:M+1 ₂ Memory to Memory Word-Move (16-Bit), [D,IDX] Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 05 xb hh 11 18 02 xb xb 18 02 xb xb ff 18 02 xb xb ee ff 18 02 xb xb 18 02 xb xb ee ff | IPRFPW IPRFOW IPRFPW IPRFOPW IPRFIOW IPRFPIOW | NA NA NA NA NA NA | ---- | ---- |
| MOVW [opr16_xysp], opr16a ¹ MOVW [opr16_xysp], oprx0_xysp ¹ MOVW [opr16_xysp], oprx9_xysp ¹ MOVW [opr16_xysp], oprx16_xysp ¹ MOVW [opr16_xysp], [D_xysp] ¹ MOVW [opr16_xysp], [opr16_xysp] ¹ | (M:M+1) ⇒ M:M+1 ₂ Memory to Memory Word-Move (16-Bit), [IDX2] Source fi Addr. Mode Destination | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 05 xb ee ff hh 11 18 02 xb ee ff xb 18 02 xb ee ff xb ff 18 02 xb ee ff xb ee ff 18 02 xb ee ff xb 18 02 xb ee ff xb ee ff | PIPRFPW PIPRfOW PIPRFPW PIPRfOPW PIPRfIOW PIPRfPIOW | NA NA NA NA NA NA | ---- | ---- |
| MUL | (A) × (B) ⇒ A:B 8 by 8 Unsigned Multiply | INH | 12 | O | O | ---- | ---- Δ |
| NEG opr16a NEG oprx0_xysp NEG oprx9_xysp NEG oprx16_xysp NEG [D_xysp] NEG [opr16_xysp] NEGA NEGB | 0 - (M) ⇒ M equivalent to (M̄) + 1 ⇒ M Two's Complement Negate 0 - (A) ⇒ A equivalent to (Ā) + 1 ⇒ A Negate Accumulator A 0 - (B) ⇒ B equivalent to (B̄) + 1 ⇒ B Negate Accumulator B | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 70 hh 11 60 xb 60 xb ff 60 xb ee ff 60 xb 60 xb ee ff 40 50 | rPwO rPw rPwO rPwO fIrPwP fIfrPw fIPrPw O O | rPwO rPw rPwO rPwO fIrPwP fIfrPw fIPrPw O O | ---- | Δ Δ Δ Δ |
| NEGW opr16a NEGW oprx0_xysp NEGW oprx9_xysp NEGW oprx16_xysp NEGW [D_xysp] NEGW [opr16_xysp] NEGX NEGY | 0 - (M:M+1) ⇒ M:M+1 equivalent to (M̄:M+1) +1 ⇒ M:M+1 Two's Complement Negate 0 - (X) ⇒ X equivalent to (X̄) + 1 ⇒ X Negate Index Register X 0 - (Y) ⇒ Y equivalent to (Ȳ) + 1 ⇒ Y Negate Index Register Y | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 70 hh 11 18 60 xb 18 60 xb ff 18 60 xb ee ff 18 60 xb 18 60 xb ee ff 18 40 18 50 | ORPWO ORPW ORPWO ORFPW OfIFRPW OfIPRPW OO OO | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| NOP | No Operation | INH | A7 | O | O | ---- | ---- |
| ORAA #opr8i ORAA opr8a ORAA opr16a ORAA oprx0_xysp ORAA oprx9_xysp ORAA oprx16_xysp ORAA [D_xysp] ORAA [opr16_xysp] | (A) (M) ⇒ A Logical OR A with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 8A ii 9A dd BA hh 11 AA xb AA xb ff AA xb ee ff AA xb AA xb ee ff | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | ---- | Δ Δ 0 - |
| ORAB #opr8i ORAB opr8a ORAB opr16a ORAB oprx0_xysp ORAB oprx9_xysp ORAB oprx16_xysp ORAB [D_xysp] ORAB [opr16_xysp] | (B) (M) ⇒ B Logical OR B with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | CA ii DA dd FA hh 11 EA xb EA xb ff EA xb ee ff EA xb EA xb ee ff | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | P rPp rPO rPp rPO frPP fIfrPp fIPrPp | ---- | Δ Δ 0 - |
| ORCC #opr8i | (CCR) M ⇒ CCR Logical OR CCR with Memory | IMM | 14 ii | P | P | ↑ - ↑ ↑ | ↑ ↑ ↑ ↑ |
| ORX #opr16i ORX opr8a ORX opr16a ORX oprx0_xysp ORX oprx9_xysp ORX oprx16_xysp ORX [D_xysp] ORX [opr16_xysp] | (X) (M:M+1) ⇒ X Logical OR X with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 8A jj kk 18 9A dd 18 BA hh 11 18 AA xb 18 AA xb ff 18 AA xb ee ff 18 AA xb 18 AA xb ee ff | OPO ORPp ORPO ORPp ORPO OfFRPP OfIFRPp OfIPRPp | NA NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |

Notes: 1. The first operand in the source code statement specifies the source for the move.
2. The IDX destination code is listed before the source for backwards compatibility.

Table A-1. Instruction Set Summary (Sheet 15 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|---|---|---|---|--|----------|---------|
| | | | | HCS12X | HCS12 | | |
| ORY #opr16i ORY opr8a ORY opr16a ORY oprx0_xysp ORY oprx9_xysp ORY oprx16_xysp ORY [D,xysp] ORY [opr16,xysp] | (Y) (M:M+1) ⇒ Y Logical OR Y with Memory | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 CA jj kk 18 DA dd 18 FA hh ll 18 EA xb 18 EA xb ff 18 EA xb ee ff 18 EA xb 18 EA xb ee ff | OP ORPÉ ORPO ORPÉ ORPO OfRPP OfIFRPÉ OfIFRPÉ | NA NA NA NA NA NA NA | ---- | Δ Δ 0 - |
| PSHA | (SP) - 1 ⇒ SP; (A) ⇒ M _(SP) Push Accumulator A onto Stack | INH | 36 | Os | Os | ---- | ---- |
| PSHB | (SP) - 1 ⇒ SP; (B) ⇒ M _(SP) Push Accumulator B onto Stack | INH | 37 | Os | Os | ---- | ---- |
| PSHC | (SP) - 1 ⇒ SP; (CCR) ⇒ M _(SP) Push CCR onto Stack | INH | 39 | Os | Os | ---- | ---- |
| PSHCW | (SP) - 2 ⇒ SP; (CCR _H ;CCR _L) ⇒ M _{(SP);M_(SP+1)} Push CCR onto Stack | INH | 18 39 | OOS | NA | ---- | ---- |
| PSHD | (SP) - 2 ⇒ SP; (A:B) ⇒ M _{(SP);M_(SP+1)} Push D Accumulator onto Stack | INH | 3B | OS | OS | ---- | ---- |
| PSHX | (SP) - 2 ⇒ SP; (X _H ;X _L) ⇒ M _{(SP);M_(SP+1)} Push Index Register X onto Stack | INH | 34 | OS | OS | ---- | ---- |
| PSHY | (SP) - 2 ⇒ SP; (Y _H ;Y _L) ⇒ M _{(SP);M_(SP+1)} Push Index Register Y onto Stack | INH | 35 | OS | OS | ---- | ---- |
| PULA | (M _(SP)) ⇒ A; (SP) + 1 ⇒ SP Pull Accumulator A from Stack | INH | 32 | uFO | uFO | ---- | ---- |
| PULB | (M _(SP)) ⇒ B; (SP) + 1 ⇒ SP Pull Accumulator B from Stack | INH | 33 | uFO | uFO | ---- | ---- |
| PULC | (M _(SP)) ⇒ CCR; (SP) + 1 ⇒ SP Pull CCR from Stack | INH | 38 | uFO | uFO | Δ fl Δ Δ | Δ Δ Δ Δ |
| PULCW | (M _{(SP);M_(SP+1)}) ⇒ CCR _H ;CCR _L ; (SP) + 2 ⇒ SP Pull CCR from Stack | INH | 18 38 | OuFO | NA | Δ fl Δ Δ | Δ Δ Δ Δ |
| PULD | (M _{(SP);M_(SP+1)}) ⇒ A:B; (SP) + 2 ⇒ SP Pull D from Stack | INH | 3A | UFO | UFO | ---- | ---- |
| PULX | (M _{(SP);M_(SP+1)}) ⇒ X _H ;X _L ; (SP) + 2 ⇒ SP Pull Index Register X from Stack | INH | 30 | UFO | UFO | ---- | ---- |
| PULY | (M _{(SP);M_(SP+1)}) ⇒ Y _H ;Y _L ; (SP) + 2 ⇒ SP Pull Index Register Y from Stack | INH | 31 | UFO | UFO | ---- | ---- |
| REV | MIN-MAX rule evaluation Find smallest rule input (MIN). Store to rule outputs unless fuzzy output is already larger (MAX). For rule weights see REVW. Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-bit offset from the base address in Y. \$FE separates rule inputs from rule outputs. \$FF terminates the rule list. REV may be interrupted. | Special | 18 3A | Orf(t,tx)O | Orf(t,tx)O | --?- | ??Δ? |
| REVW | MIN-MAX rule evaluation Find smallest rule input (MIN), Store to rule outputs unless fuzzy output is already larger (MAX). Rule weights supported, optional. Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit address of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list. REVW may be interrupted. | Special | 18 3B | ORÉ(t,Tx)O | ORÉ(t,Tx)O | --?- | ??Δ! |

Table A-1. Instruction Set Summary (Sheet 16 of 20)





| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|---|---|--|--|--|----------|---------|
| | | | | HCS12X | HCS12 | | |
| ROL opr16a ROL oprx0_xysp ROL oprx9_xysp ROL oprx16_xysp ROL [D,xysp] ROL [opr16,xysp] ROLA ROLB |  Rotate Memory Left through Carry Rotate A Left through Carry Rotate B Left through Carry | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 75 hh 11 65 xb 65 xb ff 65 xb ee ff 65 xb 65 xb ee ff 45 55 | rPwO rPw rPwO fIfrPwP fIfrPw fIPrPw O O | rPwO rPw rPwO fIfrPwP fIfrPw fIPrPw O O | ---- | Δ Δ Δ Δ |
| ROLW opr16a ROLW oprx0_xysp ROLW oprx9_xysp ROLW oprx16_xysp ROLW [D,xysp] ROLW [opr16,xysp] ROLX ROLY |  Rotate Memory Left through Carry Rotate XLeft through Carry Rotate YLeft through Carry | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 75 hh 11 18 65 xb 18 65 xb ff 18 65 xb ee ff 18 65 xb 18 65 xb ee ff 18 45 18 55 | ORPWO ORPW ORPWO OFrPWP OfIfrPwP fOIPrPwP OO OO | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| ROR opr16a ROR oprx0_xysp ROR oprx9_xysp ROR oprx16_xysp ROR [D,xysp] ROR [opr16,xysp] RORA RORB |  Rotate Memory Right through Carry Rotate A Right through Carry Rotate B Right through Carry | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 76 hh 11 66 xb 66 xb ff 66 xb ee ff 66 xb 66 xb ee ff 46 56 | rPwO rPw rPwO fIfrPwP fIfrPw fIPrPw O O | rPwO rPw rPwO fIfrPwP fIfrPw fIPrPw O O | ---- | Δ Δ Δ Δ |
| RORW opr16a RORW oprx0_xysp RORW oprx9_xysp RORW oprx16_xysp RORW [D,xysp] RORW [opr16,xysp] RORX RORY |  Rotate Memory Right through Carry Rotate X Right through Carry Rotate Y Right through Carry | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | 18 76 hh 11 18 66 xb 18 66 xb ff 18 66 xb ee ff 18 66 xb 18 66 xb ee ff 18 46 18 56 | ORPWO ORPW ORPWO OFrPWP OfIfrPwP fOIPrPwP OO OO | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| RTC | $(M_{(SP)} \Rightarrow PPAGE; (SP) + 1 \Rightarrow SP;$ $(M_{(SP)}:M_{(SP+1)} \Rightarrow PC_H:PC_L;$ $(SP) + 2 \Rightarrow SP$ Return from Call | INH | 0A | uUnfPPP | uUnfPPP | ---- | ---- |
| RTI | $(M_{(SP)} \Rightarrow CCR; (SP) + 1 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)} \Rightarrow B:A; (SP) + 2 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)} \Rightarrow X_H:X_L; (SP) + 4 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)} \Rightarrow PC_H:PC_L; (SP) - 2 \Rightarrow SP$ $(M_{(SP)}:M_{(SP+1)} \Rightarrow Y_H:Y_L; (SP) + 4 \Rightarrow SP$ Return from Interrupt | INH | 0B | UUUUUPPP (with interrupt pending) UUUUUVéPPP | UUUUUPPP UUUUUVéPPP | Δ fl Δ Δ | Δ Δ Δ Δ |
| RTS | $(M_{(SP)}:M_{(SP+1)} \Rightarrow PC_H:PC_L;$ $(SP) + 2 \Rightarrow SP$ Return from Subroutine | INH | 3D | UfPPP | UfPPP | ---- | ---- |
| SBA | $(A) - (B) \Rightarrow A$ Subtract B from A | INH | 18 16 | OO | OO | ---- | Δ Δ Δ Δ |
| SBCA #opr8i SBCA opr8a SBCA opr16a SBCA oprx0_xysp SBCA oprx9_xysp SBCA oprx16_xysp SBCA [D,xysp] SBCA [opr16,xysp] | $(A) - (M) - C \Rightarrow A$ Subtract with Borrow from A | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 82 ii 92 dd B2 hh 11 A2 xb A2 xb ff A2 xb ee ff A2 xb A2 xb ee ff | P rPf rPO rPf rPO fIfrPf fIPrPf | P rPf rPO rPO fIfrPf fIPrPf | ---- | Δ Δ Δ Δ |
| SBCB #opr8i SBCB opr8a SBCB opr16a SBCB oprx0_xysp SBCB oprx9_xysp SBCB oprx16_xysp SBCB [D,xysp] SBCB [opr16,xysp] | $(B) - (M) - C \Rightarrow B$ Subtract with Borrow from B | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C2 ii D2 dd F2 hh 11 E2 xb E2 xb ff E2 xb ee ff E2 xb E2 xb ee ff | P rPf rPO rPf rPO fIfrPf fIPrPf | P rPf rPO rPO fIfrPf fIPrPf | ---- | Δ Δ Δ Δ |

Table A-1. Instruction Set Summary (Sheet 17 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|---|---|---|---|--|---|---------|--------------|
| | | | | HCS12X | HCS12 | | |
| SBED #opr16i SBED opr8a SBED opr16a SBED oprx0_xysp SBED oprx9_xysp SBED oprx16_xysp SBED [D,xysp] SBED [opr16,xysp] | (D) – (M:M+1) – C ⇒ D Subtract with Borrow from D | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 83 jj kk 18 93 dd 18 B3 hh 11 18 A3 xb 18 A3 xb ff 18 A3 xb ee ff 18 A3 xb 18 A3 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| SBEX #opr16i SBEX opr8a SBEX opr16a SBEX oprx0_xysp SBEX oprx9_xysp SBEX oprx16_xysp SBEX [D,xysp] SBEX [opr16,xysp] | (X) – (M:M+1) – C ⇒ X Subtract with Borrow from X | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 82 jj kk 18 92 dd 18 B2 hh 11 18 A2 xb 18 A2 xb ff 18 A2 xb ee ff 18 A2 xb 18 A2 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| SBEY #opr16i SBEY opr8a SBEY opr16a SBEY oprx0_xysp SBEY oprx9_xysp SBEY oprx16_xysp SBEY [D,xysp] SBEY [opr16,xysp] | (Y) – (M:M+1) – C ⇒ Y Subtract with Borrow from Y | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 C2 jj kk 18 D2 dd 18 F2 hh 11 18 E2 xb 18 E2 xb ff 18 E2 xb ee ff 18 E2 xb 18 E2 xb ee ff | OPO ORPF ORPO ORPF ORPO OfRPP OfIFRPF OfIFRPF | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |
| SEC | 1 ⇒ C Translates to ORCC #S01 | IMM | 14 01 | P | | P | ---- ---1 |
| SEI | 1 ⇒ I; (inhibit I interrupts) Translates to ORCC #S10 | IMM | 14 10 | P | | P | ---1 ---- |
| SEV | 1 ⇒ V Translates to ORCC #S02 | IMM | 14 02 | P | | P | ---- --1- |
| SEX abc,dxys | \$00:(r1) ⇒ r2 if r1, bit 7 is 0 or \$FF:(r1) ⇒ r2 if r1, bit 7 is 1 Sign Extend 8-bit r1 to 16-bit r2 r1 may be A, B, or CCR r2 may be D, X, Y, or SP Alternate mnemonic for TFR r1, r2 | INH | E7 eb | P | | P | ---- ---- |
| STAA opr8a STAA opr16a STAA oprx0_xysp STAA oprx9_xysp STAA oprx16_xysp STAA [D,xysp] STAA [opr16,xysp] | (A) ⇒ M Store Accumulator A to Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 5A dd 7A hh 11 6A xb 6A xb ff 6A xb ee ff 6A xb 6A xb ee ff | Pw PwO Pw PwO PwP PIfW PIPw | Pw PwO Pw PwO PwP PIfW PIPw | ---- | Δ Δ 0 - |
| STAB opr8a STAB opr16a STAB oprx0_xysp STAB oprx9_xysp STAB oprx16_xysp STAB [D,xysp] STAB [opr16,xysp] | (B) ⇒ M Store Accumulator B to Memory | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 5B dd 7B hh 11 6B xb 6B xb ff 6B xb ee ff 6B xb 6B xb ee ff | Pw PwO Pw PwO PwP PIfW PIPw | Pw PwO Pw PwO PwP PIfW PIPw | ---- | Δ Δ 0 - |
| STD opr8a STD opr16a STD oprx0_xysp STD oprx9_xysp STD oprx16_xysp STD [D,xysp] STD [opr16,xysp] | (A) ⇒ M, (B) ⇒ M+1 Store Double Accumulator | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 5C dd 7C hh 11 6C xb 6C xb ff 6C xb ee ff 6C xb 6C xb ee ff | PW PWO PW PWO PWP PIfW PIPw | PW PWO PW PWO PWP PIfW PIPw | ---- | Δ Δ 0 - |

Table A-1. Instruction Set Summary (Sheet 18 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|--|---|---|---|--|---------|---------|
| | | | | HCS12X | HCS12 | | |
| STOP | (SP) - 2 ⇒ SP; RTN _H :RTN _L ⇒ M _{(SP);M_(SP+1); (SP) - 2 ⇒ SP; (Y_H:Y_L) ⇒ M_{(SP);M_(SP+1); (SP) - 2 ⇒ SP; (X_H:X_L) ⇒ M_{(SP);M_(SP+1); (SP) - 2 ⇒ SP; (B:A) ⇒ M_{(SP);M_(SP+1); (SP) - 1 fi SP; (CCR) ⇒ M_{(SP); STOP All Clocks Registers stacked to allow quicker recovery by interrupt. If S control bit = 1, the STOP instruction is disabled and acts like a two-cycle NOP.}}}}} | INH | 18 3E | (entering STOP) OOSSSSSf OOSSSSSf (exiting STOP) fVfPPP fVfPPP (continue) ff ff (if STOP disabled) OO OO | ---- | ---- | |
| STS opr8a STS opr16a STS oprx0_xysp STS oprx9_xysp STS oprx16_xysp STS [D_xysp] STS [oprx16_xysp] | (SP _H :SP _L) ⇒ M:M+1 Store Stack Pointer | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 5F dd 7F hh 11 6F xb 6F xb ff 6F xb ee ff 6F xb 6F xb ee ff | PW PWO PW PWO PWP PIfW PIPW | PW PWO PW PWO PWP PIfW PIPW | ---- | Δ Δ 0 - |
| STX opr8a STX opr16a STX oprx0_xysp STX oprx9_xysp STX oprx16_xysp STX [D_xysp] STX [oprx16_xysp] | (X _H :X _L) ⇒ M:M+1 Store Index Register X | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 5E dd 7E hh 11 6E xb 6E xb ff 6E xb ee ff 6E xb 6E xb ee ff | PW PWO PW PWO PWP PIfW PIPW | PW PWO PW PWO PWP PIfW PIPW | ---- | Δ Δ 0 - |
| STY opr8a STY opr16a STY oprx0_xysp STY oprx9_xysp STY oprx16_xysp STY [D_xysp] STY [oprx16_xysp] | (Y _H :Y _L) ⇒ M:M+1 Store Index Register Y | DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 5D dd 7D hh 11 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff | PW PWO PW PWO PWP PIfW PIPW | PW PWO PW PWO PWP PIfW PIPW | ---- | Δ Δ 0 - |
| SUBA #opr8i SUBA opr8a SUBA opr16a SUBA oprx0_xysp SUBA oprx9_xysp SUBA oprx16_xysp SUBA [D_xysp] SUBA [oprx16_xysp] | (A) - (M) ⇒ A Subtract Memory from Accumulator A | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 80 ii 90 dd B0 hh 11 A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | ---- | Δ Δ Δ Δ |
| SUBB #opr8i SUBB opr8a SUBB opr16a SUBB oprx0_xysp SUBB oprx9_xysp SUBB oprx16_xysp SUBB [D_xysp] SUBB [oprx16_xysp] | (B) - (M) ⇒ B Subtract Memory from Accumulator B | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | C0 ii D0 dd F0 hh 11 E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | P rPf rPO rPf rPO frPP fIfrPf fIPrPf | ---- | Δ Δ Δ Δ |
| SUBD #opr16i SUBD opr8a SUBD opr16a SUBD oprx0_xysp SUBD oprx9_xysp SUBD oprx16_xysp SUBD [D_xysp] SUBD [oprx16_xysp] | (D) - (M:M+1) ⇒ D Subtract Memory from D (A:B) | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 83 jj kk 93 dd B3 hh 11 A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff | PO RPf RPO RPf RPO fRPP fIFRPf fIPRPf | PO RPf RPO RPf RPO fRPP fIFRPf fIPRPf | ---- | Δ Δ Δ Δ |
| SUBX #opr16i SUBX opr8a SUBX opr16a SUBX oprx0_xysp SUBX oprx9_xysp SUBX oprx16_xysp SUBX [D_xysp] SUBX [oprx16_xysp] | (X) - (M:M+1) ⇒ X Subtract Memory from X | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 80 jj kk 18 90 dd 18 B0 hh 11 18 A0 xb 18 A0 xb ff 18 A0 xb ee ff 18 A0 xb 18 A0 xb ee ff | OPO ORPf ORPO ORPf ORPO OfRPP OfIFRPf OfIPRPf | NA NA NA NA NA NA NA NA | ---- | Δ Δ Δ Δ |

Table A-1. Instruction Set Summary (Sheet 19 of 20)

| Source Form | Operation | Addr. Mode | Machine Coding (hex) | Access Detail | | S X H I | N Z V C |
|--|---|---|---|--|---|---|---|
| | | | | HCS12X | HCS12 | | |
| SUBY #opr16i SUBY opr8a SUBY opr16a SUBY oprx0_xysp SUBY oprx9_xysp SUBY oprx16_xysp SUBY [D_xysp] SUBY [opr16_xysp] | $(Y) - (M:M+1) \Rightarrow Y$ Subtract Memory from Y | IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2] | 18 C0 jj kk 18 D0 dd 18 F0 hh ll 18 E0 xb 18 E0 xb ff 18 E0 xb ee ff 18 E0 xb 18 E0 xb ee ff | OPO ORPE ORPO ORPE ORPO OfRPP OfIFRPF OfIPRPF | NA NA NA NA NA NA NA NA | ---- | $\Delta \Delta \Delta \Delta$ |
| SWI | $(SP) - \$0002 \Rightarrow SP$; $RTN_H : RTN_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$ $(SP) - \$0002 \Rightarrow SP$; $Y_H : Y_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$ $(SP) - \$0002 \Rightarrow SP$; $X_H : X_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$ $(SP) - \$0002 \Rightarrow SP$; $B : A \Rightarrow (M_{(SP)} : M_{(SP+1)})$ $(SP) - \$0002 \Rightarrow SP$; $CCR_H : CCR_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$ $1 \Rightarrow I$; (SWI Vector) $\Rightarrow PC$ Software Interrupt | INH | 3F | VSPSSPSSP* VfPPP VfPPP | VSPSSPSSP* VfPPP VfPPP | ---1 11-1 | ---- ---- |
| *The CPU12 also uses the SWI microcode sequence for hardware interrupts and unimplemented opcode traps. Reset uses the VfPPP variation of this sequence. | | | | | | | |
| TAB | $(A) \Rightarrow B$ Transfer A to B | INH | 18 0E | OO | OO | ---- | $\Delta \Delta 0-$ |
| TAP | $(A) \Rightarrow CCR$ Translates to TFR A, CCR | INH | E7 02 | P | P | $\Delta fl \Delta \Delta$ | $\Delta \Delta \Delta \Delta$ |
| TBA | $(B) \Rightarrow A$ Transfer B to A | INH | 18 0F | OO | OO | ---- | $\Delta \Delta 0-$ |
| TBEQ abdxys,rel9 | If (cntr) = 0, then Branch; else Continue to next instruction Test Counter and Branch if Zero (cntr = A, B, D, X, Y, or SP) | REL (9-bit) | 04 1b rr | PPP (branch) PPO (no branch) | PPP (branch) PPO (no branch) | ---- | ---- |
| TBL oprx0_xysp | $(M) + [(B) \times ((M+1) - (M))] \Rightarrow A$ 8-Bit Table Lookup and Interpolate Initialize B, and index before TBL. <ea> points at first 8-bit table entry (M) and B is fractional part of lookup value. (no indirect addressing modes or extensions allowed) | IDX | 18 3D xb | ORfffP | ORfffP | ---- | $\Delta \Delta - \Delta$ |
| TBNE abdxys,rel9 | If (cntr) not = 0, then Branch; else Continue to next instruction Test Counter and Branch if Not Zero (cntr = A, B, D, X, Y, or SP) | REL (9-bit) | 04 1b rr | PPP (branch) PPO (no branch) | PPP (branch) PPO (no branch) | ---- | ---- |
| TFR abcdxys,abcdxys | $(r1) \Rightarrow r2$ or $\$00:(r1) \Rightarrow r2$ or $(r1[7:0]) \Rightarrow r2$ Transfer Register to Register r1 and r2 may be A, B, CCR, D, X, Y, or SP | INH | E7 eb | P | P | ---- or $\Delta fl \Delta \Delta$ | ---- $\Delta \Delta \Delta \Delta$ |
| TPA | $(CCR) \Rightarrow A$ Translates to TFR CCR, A | INH | E7 20 | P | P | ---- | ---- |
| TRAP trapnum | $(SP) - 2 \Rightarrow SP$; $RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)}$; $(SP) - 2 \Rightarrow SP$; $(Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$; $(SP) - 2 \Rightarrow SP$; $(X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)}$; $(SP) - 2 \Rightarrow SP$; $(B:A) \Rightarrow M_{(SP)}:M_{(SP+1)}$; $(SP) - 1 \Rightarrow SP$; $(CCR) \Rightarrow M_{(SP)}$ $1 \Rightarrow I$; (TRAP Vector) $\Rightarrow PC$ Unimplemented opcode trap | INH | 18 tn tn = \$30-\$39 or \$40-\$FF | OVSPSSPSSP | OVSPSSPSSP | ---1 | ---- |
| TST opr16a TST oprx0_xysp TST oprx9_xysp TST oprx16_xysp TST [D_xysp] TST [opr16_xysp] TSTA TSTB | $(M) - 0$ Test Memory for Zero or Minus $(A) - 0$ Test A for Zero or Minus $(B) - 0$ Test B for Zero or Minus | EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH | F7 hh ll E7 xb E7 xb ff E7 xb ee ff E7 xb E7 xb ee ff 97 D7 | rPO rPf rPO frPP fIFrPf fIPrPf O O | rPO rPf rPO frPP fIFrPf fIPrPf O O | ---- | $\Delta \Delta 0 0$ |

Table A-2. Opcode Map (Sheet 1 of 3) — HCS12 and HCS12X Page 1 Opcodes

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|-----|--------|-----|-----|-----|------|----|-------|------|------|---|------|-----|------|---|------|---|------|---|------|-----|---------|---|------|---|------|---|------|-----|------|---|
| 00 | †5 | 10 | 1 | 20 | 3 | 30 | 3 | 40 | 1 | 50 | 1 | 60 | 3-6 | 70 | 4 | 80 | 1 | 90 | 3 | A0 | 3-6 | B0 | 3 | C0 | 1 | D0 | 3 | E0 | 3-6 | F0 | 3 |
| BGND | | ANDCC | | BRA | | PULX | | NEGA | | NEGB | | NEG | | NEG | | SUBA | | SUBA | | SUBA | | SUBA | | SUBB | | SUBB | | SUBB | | SUBB | |
| IH | 1 | IM | 2 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 01 | 5 | 11 | 11 | 21 | 1 | 31 | 3 | 41 | 1 | 51 | 1 | 61 | 3-6 | 71 | 4 | 81 | 1 | 91 | 3 | A1 | 3-6 | B1 | 3 | C1 | 1 | D1 | 3 | E1 | 3-6 | F1 | 3 |
| MEM | | EDIV | | BRN | | PULY | | COMA | | COMB | | COM | | COM | | CMPA | | CMPA | | CMPA | | CMPA | | CMPB | | CMPB | | CMPB | | CMPB | |
| IH | 1 | IH | 1 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 02 | 1 | 12 | 1 | 22 | 3/1 | 32 | 3 | 42 | 1 | 52 | 1 | 62 | 3-6 | 72 | 4 | 82 | 1 | 92 | 3 | A2 | 3-6 | B2 | 3 | C2 | 1 | D2 | 3 | E2 | 3-6 | F2 | 3 |
| INY | | MUL | | BHI | | PULA | | INCA | | INCB | | INC | | INC | | SBCA | | SBCA | | SBCA | | SBCA | | SBCB | | SBCB | | SBCB | | SBCB | |
| IH | 1 | IH | 1 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 03 | 1 | 13 | §1 | 23 | 3/1 | 33 | 3 | 43 | 1 | 53 | 1 | 63 | 3-6 | 73 | 4 | 83 | 2 | 93 | 3 | A3 | 3-6 | B3 | 3 | C3 | 2 | D3 | 3 | E3 | 3-6 | F3 | 3 |
| DEY | | EMUL | | BLS | | PULB | | DECA | | DECB | | DEC | | DEC | | SUBD | | SUBD | | SUBD | | SUBD | | ADDD | | ADDD | | ADDD | | ADDD | |
| IH | 1 | IH | 1 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 |
| 04 | 3 | 14 | 1 | 24 | 3/1 | 34 | 2 | 44 | 1 | 54 | 1 | 64 | 3-6 | 74 | 4 | 84 | 1 | 94 | 3 | A4 | 3-6 | B4 | 3 | C4 | 1 | D4 | 3 | E4 | 3-6 | F4 | 3 |
| loop* | | ORCC | | BCC | | PSHX | | LSRA | | LSRB | | LSR | | LSR | | ANDA | | ANDA | | ANDA | | ANDA | | ANDB | | ANDB | | ANDB | | ANDB | |
| RL | 3 | IM | 2 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 05 | 3-6 | 15 | 4-7 | 25 | 3/1 | 35 | 2 | 45 | 1 | 55 | 1 | 65 | 3-6 | 75 | 4 | 85 | 1 | 95 | 3 | A5 | 3-6 | B5 | 3 | C5 | 1 | D5 | 3 | E5 | 3-6 | F5 | 3 |
| JMP | | JSR | | BCS | | PSHY | | ROLA | | ROLB | | ROL | | ROL | | BITA | | BITA | | BITA | | BITA | | BITB | | BITB | | BITB | | BITB | |
| ID | 2-4 | ID | 2-4 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 06 | 3 | 16 | 4 | 26 | 3/1 | 36 | 2 | 46 | 1 | 56 | 1 | 66 | 3-6 | 76 | 4 | 86 | 1 | 96 | 3 | A6 | 3-6 | B6 | 3 | C6 | 1 | D6 | 3 | E6 | 3-6 | F6 | 3 |
| JMP | | JSR | | BNE | | PSHA | | RORA | | RORB | | ROR | | ROR | | LDA | | LDA | | LDA | | LDA | | LDAB | | LDAB | | LDAB | | LDAB | |
| EX | 3 | EX | 3 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 07 | 4 | 17 | 4 | 27 | 3/1 | 37 | 2 | 47 | 1 | 57 | 1 | 67 | 3-6 | 77 | 4 | 87 | 1 | 97 | 1 | A7 | 1 | B7 | 1 | C7 | 1 | D7 | 1 | E7 | 3-6 | F7 | 3 |
| BSR | | JSR | | BEQ | | PSHB | | ASRA | | ASRB | | ASR | | ASR | | CLRA | | TSTA | | NOP | | TFR/EXG | | CLRB | | D7 | 1 | E7 | 3-6 | F7 | 3 |
| RL | 2 | DI | 2 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IH | 1 | IH | 1 | IH | 1 | IH | 2 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 |
| 08 | 1 | 18 | - | 28 | 3/1 | 38 | 3 | 48 | 1 | 58 | 1 | 68 | 3-6 | 78 | 4 | 88 | 1 | 98 | 3 | A8 | 3-6 | B8 | 3 | C8 | 1 | D8 | 3 | E8 | 3-6 | F8 | 3 |
| INX | | Page 2 | | BVC | | PULC | | ASLA | | ASLB | | ASL | | ASL | | EORA | | EORA | | EORA | | EORA | | EORB | | EORB | | EORB | | EORB | |
| IH | 1 | - | - | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 09 | 1 | 19 | 2 | 29 | 3/1 | 39 | 2 | 49 | 1 | 59 | 1 | 69 | 2-4 | 79 | 3 | 89 | 1 | 99 | 3 | A9 | 3-6 | B9 | 3 | C9 | 1 | D9 | 3 | E9 | 3-6 | F9 | 3 |
| DEX | | LEAY | | BVS | | PSHC | | LSRD | | ASLD | | CLR | | CLR | | ADCA | | ADCA | | ADCA | | ADCA | | ADCB | | ADCB | | ADCB | | ADCB | |
| IH | 1 | ID | 2-4 | RL | 2 | IH | 1 | IH | 1 | IH | 1 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 0A | 7 | 1A | 2 | 2A | 3/1 | 3A | 3 | 4A | 7 | 5A | 2 | 6A | 2-4 | 7A | 3 | 8A | 1 | 9A | 3 | AA | 3-6 | BA | 3 | CA | 1 | DA | 3 | EA | 3-6 | FA | 3 |
| RTC | | LEAX | | BPL | | PULD | | CALL | | STAA | | STAA | | STAA | | ORAA | | ORAA | | ORAA | | ORAA | | ORAB | | ORAB | | ORAB | | ORAB | |
| IH | 1 | ID | 2-4 | RL | 2 | IH | 1 | EX | 4 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 0B | †8 | 1B | 2 | 2B | 3/1 | 3B | 2 | 4B | 7-10 | 5B | 2 | 6B | 2-4 | 7B | 3 | 8B | 1 | 9B | 3 | AB | 3-6 | BB | 3 | CB | 1 | DB | 3 | EB | 3-6 | FB | 3 |
| RTI | | LEAS | | BMI | | PSHD | | CALL | | STAB | | STAB | | STAB | | ADDA | | ADDA | | ADDA | | ADDA | | ADDB | | ADDB | | ADDB | | ADDB | |
| IH | 1 | ID | 2-4 | RL | 2 | IH | 1 | ID | 2-5 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 | IM | 2 | DI | 2 | ID | 2-4 | EX | 3 |
| 0C | 4-6 | 1C | 4 | 2C | 3/1 | 3C | +5 | 4C | 4 | 5C | 2 | 6C | 2-4 | 7C | 3 | 8C | 2 | 9C | 3 | AC | 3-6 | BC | 3 | CC | 2 | DC | 3 | EC | 3-6 | FC | 3 |
| BSET | | BSET | | BGE | | wavr | | BSET | | STD | | STD | | STD | | CPD | | CPD | | CPD | | CPD | | LDD | | LDD | | LDD | | LDD | |
| ID | 3-5 | EX | 4 | RL | 2 | SP | 1 | DI | 3 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 |
| 0D | 4-6 | 1D | 4 | 2D | 3/1 | 3D | 5 | 4D | 4 | 5D | 2 | 6D | 2-4 | 7D | 3 | 8D | 2 | 9D | 3 | AD | 3-6 | BD | 3 | CD | 2 | DD | 3 | ED | 3-6 | FD | 3 |
| BCLR | | BCLR | | BLT | | RTS | | BCLR | | STY | | STY | | STY | | CPY | | CPY | | CPY | | CPY | | LDY | | LDY | | LDY | | LDY | |
| ID | 3-5 | EX | 4 | RL | 2 | IH | 1 | DI | 3 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 |
| 0E | 4-6 | 1E | 5 | 2E | 3/1 | 3E | †7 | 4E | 4 | 5E | 2 | 6E | 2-4 | 7E | 3 | 8E | 2 | 9E | 3 | AE | 3-6 | BE | 3 | CE | 2 | DE | 3 | EE | 3-6 | FE | 3 |
| BRSET | | BRSET | | BGT | | WAI | | BRSET | | STX | | STX | | STX | | CPX | | CPX | | CPX | | CPX | | LDX | | LDX | | LDX | | LDX | |
| ID | 4-6 | EX | 5 | RL | 2 | IH | 1 | DI | 4 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 |
| 0F | 4-6 | 1F | 5 | 2F | 3/1 | 3F | 9 | 4F | 4 | 5F | 2 | 6F | 2-4 | 7F | 3 | 8F | 2 | 9F | 3 | AF | 3-6 | BF | 3 | CF | 2 | DF | 3 | EF | 3-6 | FF | 3 |
| BRCLR | | BRCLR | | BLE | | SWI | | BRCLR | | STS | | STS | | STS | | CPS | | CPS | | CPS | | CPS | | LDS | | LDS | | LDS | | LDS | |
| ID | 4-6 | EX | 5 | RL | 2 | IH | 1 | DI | 4 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 | IM | 3 | DI | 2 | ID | 2-4 | EX | 3 |

Key to Table A-2



* The opcode \$04 (on sheet 1 of 3) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

Page 2 When the CPU12 encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

† Refer to instruction summary for more information.

§ EMUL requires 3 cycles for HCS12.

Table A-2. Opcode Map (Sheet 2 of 3) — HCS12 Page 2 Opcodes

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|---|-------|------|------|-----|------|--------|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|
| 00 | 4 | 10 | 12 | 20 | 4 | 30 | 10 | 40 | 10 | 50 | 10 | 60 | 10 | 70 | 10 | 80 | 10 | 90 | 10 | A0 | 10 | B0 | 10 | C0 | 10 | D0 | 10 | E0 | 10 | F0 | 10 |
| MOVW | | IDIV | | LBRA | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IM-ID | 5 | IH | 2 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 01 | 5 | 11 | 12 | 21 | 3 | 31 | 10 | 41 | 10 | 51 | 10 | 61 | 10 | 71 | 10 | 81 | 10 | 91 | 10 | A1 | 10 | B1 | 10 | C1 | 10 | D1 | 10 | E1 | 10 | F1 | 10 |
| MOVW | | FDIV | | LBRN | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| EX-ID | 5 | IH | 2 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 02 | 5 | 12 | 13 | 22 | 4/3 | 32 | 10 | 42 | 10 | 52 | 10 | 62 | 10 | 72 | 10 | 82 | 10 | 92 | 10 | A2 | 10 | B2 | 10 | C2 | 10 | D2 | 10 | E2 | 10 | F2 | 10 |
| MOVW | | EMACS | | LBHI | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| ID-ID | 4 | ID | 4 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 03 | 5 | 13 | 3 | 23 | 4/3 | 33 | 10 | 43 | 10 | 53 | 10 | 63 | 10 | 73 | 10 | 83 | 10 | 93 | 10 | A3 | 10 | B3 | 10 | C3 | 10 | D3 | 10 | E3 | 10 | F3 | 10 |
| MOVW | | EMULS | | LBSL | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IM-EX | 6 | IH | 2 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 04 | 6 | 14 | 12 | 24 | 4/3 | 34 | 10 | 44 | 10 | 54 | 10 | 64 | 10 | 74 | 10 | 84 | 10 | 94 | 10 | A4 | 10 | B4 | 10 | C4 | 10 | D4 | 10 | E4 | 10 | F4 | 10 |
| MOVW | | EDIVS | | LBCC | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| EX-EX | 6 | IH | 2 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 05 | 5 | 15 | 12 | 25 | 4/3 | 35 | 10 | 45 | 10 | 55 | 10 | 65 | 10 | 75 | 10 | 85 | 10 | 95 | 10 | A5 | 10 | B5 | 10 | C5 | 10 | D5 | 10 | E5 | 10 | F5 | 10 |
| MOVW | | IDIVS | | LBSC | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| ID-EX | 5 | IH | 2 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 06 | 2 | 16 | 2 | 26 | 4/3 | 36 | 10 | 46 | 10 | 56 | 10 | 66 | 10 | 76 | 10 | 86 | 10 | 96 | 10 | A6 | 10 | B6 | 10 | C6 | 10 | D6 | 10 | E6 | 10 | F6 | 10 |
| ABA | | SBA | | LBNE | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IH | 2 | IH | 2 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 07 | 3 | 17 | 2 | 27 | 4/3 | 37 | 10 | 47 | 10 | 57 | 10 | 67 | 10 | 77 | 10 | 87 | 10 | 97 | 10 | A7 | 10 | B7 | 10 | C7 | 10 | D7 | 10 | E7 | 10 | F7 | 10 |
| DAA | | CBA | | LBEQ | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IH | 2 | IH | 2 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 08 | 5 | 18 | 4-7 | 28 | 4/3 | 38 | 10 | 48 | 10 | 58 | 10 | 68 | 10 | 78 | 10 | 88 | 10 | 98 | 10 | A8 | 10 | B8 | 10 | C8 | 10 | D8 | 10 | E8 | 10 | F8 | 10 |
| MOVB | | MAXA | | LBVC | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IM-ID | 4 | ID | 3-5 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 09 | 5 | 19 | 4-7 | 29 | 4/3 | 39 | 10 | 49 | 10 | 59 | 10 | 69 | 10 | 79 | 10 | 89 | 10 | 99 | 10 | A9 | 10 | B9 | 10 | C9 | 10 | D9 | 10 | E9 | 10 | F9 | 10 |
| MOVB | | MINA | | LBVS | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| EX-ID | 5 | ID | 3-5 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 0A | 5 | 1A | 4-7 | 2A | 4/3 | 3A | †3n | 4A | 10 | 5A | 10 | 6A | 10 | 7A | 10 | 8A | 10 | 9A | 10 | AA | 10 | BA | 10 | CA | 10 | DA | 10 | EA | 10 | FA | 10 |
| MOVB | | EMAXD | | LBPL | | REV | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| ID-ID | 4 | ID | 3-5 | RL | 4 | SP | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 0B | 4 | 1B | 4-7 | 2B | 4/3 | 3B | †5n/3n | 4B | 10 | 5B | 10 | 6B | 10 | 7B | 10 | 8B | 10 | 9B | 10 | AB | 10 | BB | 10 | CB | 10 | DB | 10 | EB | 10 | FB | 10 |
| MOVB | | EMIND | | LBMI | | REVV | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IM-EX | 5 | ID | 3-5 | RL | 4 | SP | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 0C | 6 | 1C | 4-7 | 2C | 4/3 | 3C | †7B | 4C | 10 | 5C | 10 | 6C | 10 | 7C | 10 | 8C | 10 | 9C | 10 | AC | 10 | BC | 10 | CC | 10 | DC | 10 | EC | 10 | FC | 10 |
| MOVB | | MAXM | | LBGE | | WAV | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| EX-EX | 6 | ID | 3-5 | RL | 4 | SP | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 0D | 5 | 1 | D4-7 | 2D | 4/3 | 3D | 6 | 4D | 10 | 5D | 10 | 6D | 10 | 7D | 10 | 8D | 10 | 9D | 10 | AD | 10 | BD | 10 | CD | 10 | DD | 10 | ED | 10 | FD | 10 |
| MOVB | | MINM | | LBTL | | TBL | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| ID-EX | 5 | ID | 3-5 | RL | 4 | ID | 3 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 0E | 2 | 1E | 4-7 | 2E | 4/3 | 3E | 8 | 4E | 10 | 5E | 10 | 6E | 10 | 7E | 10 | 8E | 10 | 9E | 10 | AE | 10 | BE | 10 | CE | 10 | DE | 10 | EE | 10 | FE | 10 |
| TAB | | EMAXM | | LBGT | | STOP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IH | 2 | ID | 3-5 | RL | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 0F | 2 | 1F | 4-7 | 2F | 4/3 | 3F | 10 | 4F | 10 | 5F | 10 | 6F | 10 | 7F | 10 | 8F | 10 | 9F | 10 | AF | 10 | BF | 10 | CF | 10 | DF | 10 | EF | 10 | FF | 10 |
| TBA | | EMINM | | LBLE | | ETBL | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | | TRAP | |
| IH | 2 | ID | 3-5 | RL | 4 | ID | 3 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |

* The opcode \$04 (on sheet 1 of 3) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.

Page 2 When the CPU12 encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

Table A-2. Opcode Map (Sheet 3 of 3) — HCS12X Page 2 Opcodes

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|-------|------|-------|------|-------|-------|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 00 | 4-6 | 10 | 12 | 20 | 4 | 30 | 10 | 40 | 2 | 50 | 2 | 60 | 4-7 | 70 | 5 | 80 | 3 | 90 | 4 | A0 | 4-7 | B0 | 4 | C0 | 3 | D0 | 4 | E0 | 4-7 | F0 | 4 |
| MOVW | IDIV | LBRA | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | |
| IM-ID | IH | RL | IH | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 |
| 01 | 5-7 | 11 | 12 | 21 | 3 | 31 | 10 | 41 | 2 | 51 | 2 | 61 | 4-7 | 71 | 5 | 81 | 10 | 91 | 10 | A1 | 10 | B1 | 10 | C1 | 10 | D1 | 10 | E1 | 10 | F1 | 10 |
| MOVW | FDIV | LBRA | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | |
| EX-ID | IH | RL | IH | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 02 | 5-10 | 12 | 9 | 22 | 4/3 | 32 | 10 | 42 | 2 | 52 | 2 | 62 | 4-7 | 72 | 5 | 82 | 3 | 92 | 4 | A2 | 4-7 | B2 | 4 | C2 | 3 | D2 | 4 | E2 | 4-7 | F2 | 4 |
| MOVW | EMACS | LBHI | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | |
| ID-ID | SP | RL | IH | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 |
| 03 | 5 | 13 | 3 | 23 | 4/3 | 33 | 10 | 43 | 2 | 53 | 2 | 63 | 4-7 | 73 | 5 | 83 | 3 | 93 | 4 | A3 | 4-7 | B3 | 4 | C3 | 3 | D3 | 4 | E3 | 4-7 | F3 | 4 |
| MOVW | EMULS | LBLS | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | |
| IM-EX | IH | RL | IH | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 |
| 04 | 6 | 14 | 12 | 24 | 4/3 | 34 | 10 | 44 | 2 | 54 | 2 | 64 | 4-7 | 74 | 5 | 84 | 3 | 94 | 4 | A4 | 4-7 | B4 | 3 | C4 | 3 | D4 | 4 | E4 | 4-7 | F4 | 3 |
| MOVW | EDIVS | LBCC | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | |
| EX-EX | IH | RL | IH | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 |
| 05 | 5-8 | 15 | 12 | 25 | 4/3 | 35 | 5 | 45 | 2 | 55 | 2 | 65 | 4-7 | 75 | 5 | 85 | 3 | 95 | 4 | A5 | 4-7 | B5 | 3 | C5 | 3 | D5 | 4 | E5 | 4-7 | F5 | 3 |
| MOVW | IDIVS | LBCC | BTAS | ROLX | ROLY | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | ROLW | |
| ID-EX | IH | DI | IH | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 |
| 06 | 2 | 16 | 2 | 26 | 4/3 | 36 | 6 | 46 | 2 | 56 | 2 | 66 | 4-7 | 76 | 5 | 86 | 10 | 96 | 4 | A6 | 4-7 | B6 | 4 | C6 | 10 | D6 | 4 | E6 | 4-7 | F6 | 4 |
| ABA | SBA | LBNE | BTAS | RORX | RORY | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | RORW | |
| IH | IH | RL | EX | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IH | 2 | DI | 3 | ID | 3-5 | EX | 4 | IH | 2 | DI | 3 | ID | 3-5 | EX | 4 |
| 07 | 3 | 17 | 2 | 27 | 4/3 | 37 | 5-7 | 47 | 2 | 57 | 2 | 67 | 4-7 | 77 | 5 | 87 | 2 | 97 | 2 | A7 | 10 | B7 | 10 | C7 | 2 | D7 | 2 | E7 | 4-7 | F7 | 4 |
| DAA | CBA | LBEQ | BTAS | ASRX | ASRY | ASRW | ASRW | CLRX | TSTX | TSTY | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW | TSTW |
| IH | IH | RL | ID | 4-6 | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 | IH | 2 |
| 08 | 4-6 | 18 | 4-7 | 28 | 4/3 | 38 | 4 | 48 | 2 | 58 | 2 | 68 | 4-7 | 78 | 5 | 88 | 3 | 98 | 4 | A8 | 4-7 | B8 | 3 | C8 | 3 | D8 | 4 | E8 | 4-7 | F8 | 3 |
| MOVB | MAXA | LBVC | PULCW | ASLX | ASLY | ASLW | ASLW | EORX | EORY | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | EORW | |
| IM-ID | ID | 3-5 | RL | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 |
| 09 | 5-7 | 19 | 4-7 | 29 | 4/3 | 39 | 3 | 49 | 10 | 59 | 10 | 69 | 4-7 | 79 | 5 | 89 | 3 | 99 | 4 | A9 | 4-7 | B9 | 4 | C9 | 3 | D9 | 4 | E9 | 4-7 | F9 | 4 |
| MOVB | MINA | LBVS | PSHCW | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | TRAP | |
| EX-ID | IH | DI | IH | IH | IH | IH | IH | IH | IH | IH | IH | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 |
| 0A | 5-10 | 1A | 4-7 | 2A | 4/3 | 3A | †3n | 4A | 10 | 5A | 3 | 6A | 3-5 | 7A | 4 | 8A | 3 | 9A | 4 | AA | 4-7 | BA | 3 | CA | 3 | DA | 4 | EA | 4-7 | FA | 3 |
| MOVB | EMAXD | LBPL | REV | TRAP | GSTAA | GSTAA | GSTAA | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | ORX | |
| ID-ID | ID | 3-5 | RL | SP | IH | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 |
| 0B | 4 | 1B | 4-7 | 2B | 4/3 | 3B | †5n/3n | 4B | 10 | 5B | 3 | 6B | 3-5 | 7B | 4 | 8B | 3 | 9B | 4 | AB | 4-7 | BB | 4 | CB | 3 | DB | 4 | EB | 4-7 | FB | 4 |
| MOVB | EMIND | LBMI | REVV | TRAP | GSTAB | GSTAB | GSTAB | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | ADDX | |
| IM-EX | ID | 3-5 | RL | SP | IH | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 |
| 0C | 6 | 1C | 4-7 | 2C | 4/3 | 3C | †7B | 4C | 10 | 5C | 3 | 6C | 3-5 | 7C | 4 | 8C | 3 | 9C | 4 | AC | 4-7 | BC | 4 | CC | 10 | DC | 4 | EC | 4-7 | FC | 4 |
| MOVB | MAXM | LBGE | WAV | TRAP | GSTD | GSTD | GSTD | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | CPED | |
| EX-EX | ID | 3-5 | RL | SP | IH | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 |
| 0D | 5-8 | 1 | D4-7 | 2D | 4/3 | 3D | 6 | 4D | 10 | 5D | 3 | 6D | 3-5 | 7D | 4 | 8D | 3 | 9D | 4 | AD | 4-7 | BD | 4 | CD | 10 | DD | 4 | ED | 4-7 | FD | 4 |
| MOVB | MINM | LBTL | TBL | TRAP | GSTY | GSTY | GSTY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | CPEY | |
| ID-EX | ID | 3-5 | RL | ID | 3 | IH | 2 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 |
| 0E | 2 | 1E | 4-7 | 2E | 4/3 | 3E | 8 | 4E | 10 | 5E | 3 | 6E | 3-5 | 7E | 4 | 8E | 3 | 9E | 4 | AE | 4-7 | BE | 4 | CE | 10 | DE | 4 | EE | 4-7 | FE | 4 |
| TAB | EMAXM | LBGT | STOP | TRAP | GSTX | GSTX | GSTX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | CPEX | |
| IH | ID | 3-5 | RL | IH | IH | IH | IH | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 |
| 0F | 2 | 1F | 4-7 | 2F | 4/3 | 3F | 8 | 4F | 10 | 5F | 3 | 6F | 3-5 | 7F | 4 | 8F | 3 | 9F | 4 | AF | 4-7 | BF | 4 | CF | 10 | DF | 4 | EF | 4-7 | FF | 4 |
| TBA | EMINM | LBLE | ETBL | TRAP | GSTS | GSTS | GSTS | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | CPES | |
| IH | ID | 3-5 | RL | ID | 3 | IH | 2 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 | DI | 3 | ID | 3-5 | EX | 4 | IM | 4 |

* The opcode \$04 (on sheet 1 of 3) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.

Page 2 When the CPU12 encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----|------------------|----|-------------------|----|-----------------|----|------------------|----|------------------|----|-------------------|----|-----------------|----|------------------|----|-------------------|----|--------------------|----|------------------|----|-------------------|----|-------------------|----|--------------------|----|---------------------|----|----------------------|
| 00 | 0,X 5b const | 10 | -16,X 5b const | 20 | 1,+X pre-inc | 30 | 1,X+ post-inc | 40 | 0,Y 5b const | 50 | -16,Y 5b const | 60 | 1,+Y pre-inc | 70 | 1,Y+ post-inc | 80 | 0,SP 5b const | 90 | -16,SP 5b const | A0 | 1,+SP pre-inc | B0 | 1,SP+ post-inc | C0 | 0,PC 5b const | D0 | -16,PC 5b const | E0 | n,X 9b const | F0 | n,SP 9b const |
| 01 | 1,X 5b const | 11 | -15,X 5b const | 21 | 2,+X pre-inc | 31 | 2,X+ post-inc | 41 | 1,Y 5b const | 51 | -15,Y 5b const | 61 | 2,+Y pre-inc | 71 | 2,Y+ post-inc | 81 | 1,SP 5b const | 91 | -15,SP 5b const | A1 | 2,+SP pre-inc | B1 | 2,SP+ post-inc | C1 | 1,PC 5b const | D1 | -15,PC 5b const | E1 | -n,X 9b const | F1 | -n,SP 9b const |
| 02 | 2,X 5b const | 12 | -14,X 5b const | 22 | 3,+X pre-inc | 32 | 3,X+ post-inc | 42 | 2,Y 5b const | 52 | -14,Y 5b const | 62 | 3,+Y pre-inc | 72 | 3,Y+ post-inc | 82 | 2,SP 5b const | 92 | -14,SP 5b const | A2 | 3,+SP pre-inc | B2 | 3,SP+ post-inc | C2 | 2,PC 5b const | D2 | -14,PC 5b const | E2 | n,X 16b const | F2 | n,SP 16b const |
| 03 | 3,X 5b const | 13 | -13,X 5b const | 23 | 4,+X pre-inc | 33 | 4,X+ post-inc | 43 | 3,Y 5b const | 53 | -13,Y 5b const | 63 | 4,+Y pre-inc | 73 | 4,Y+ post-inc | 83 | 3,SP 5b const | 93 | -13,SP 5b const | A3 | 4,+SP pre-inc | B3 | 4,SP+ post-inc | C3 | 3,PC 5b const | D3 | -13,PC 5b const | E3 | [n,X] 16b indir | F3 | [n,SP] 16b indir |
| 04 | 4,X 5b const | 14 | -12,X 5b const | 24 | 5,+X pre-inc | 34 | 5,X+ post-inc | 44 | 4,Y 5b const | 54 | -12,Y 5b const | 64 | 5,+Y pre-inc | 74 | 5,Y+ post-inc | 84 | 4,SP 5b const | 94 | -12,SP 5b const | A4 | 5,+SP pre-inc | B4 | 5,SP+ post-inc | C4 | 4,PC 5b const | D4 | -12,PC 5b const | E4 | A,X A offset | F4 | A,SP A offset |
| 05 | 5,X 5b const | 15 | -11,X 5b const | 25 | 6,+X pre-inc | 35 | 6,X+ post-inc | 45 | 5,Y 5b const | 55 | -11,Y 5b const | 65 | 6,+Y pre-inc | 75 | 6,Y+ post-inc | 85 | 5,SP 5b const | 95 | -11,SP 5b const | A5 | 6,+SP pre-inc | B5 | 6,SP+ post-inc | C5 | 5,PC 5b const | D5 | -11,PC 5b const | E5 | B,X B offset | F5 | B,SP B offset |
| 06 | 6,X 5b const | 16 | -10,X 5b const | 26 | 7,+X pre-inc | 36 | 7,X+ post-inc | 46 | 6,Y 5b const | 56 | -10,Y 5b const | 66 | 7,+Y pre-inc | 76 | 7,Y+ post-inc | 86 | 6,SP 5b const | 96 | -10,SP 5b const | A6 | 7,+SP pre-inc | B6 | 7,SP+ post-inc | C6 | 6,PC 5b const | D6 | -10,PC 5b const | E6 | D,X D offset | F6 | D,SP D offset |
| 07 | 7,X 5b const | 17 | -9,X 5b const | 27 | 8,+X pre-inc | 37 | 8,X+ post-inc | 47 | 7,Y 5b const | 57 | -9,Y 5b const | 67 | 8,+Y pre-inc | 77 | 8,Y+ post-inc | 87 | 7,SP 5b const | 97 | -9,SP 5b const | A7 | 8,+SP pre-inc | B7 | 8,SP+ post-inc | C7 | 7,PC 5b const | D7 | -9,PC 5b const | E7 | [D,X] D indirect | F7 | [D,SP] D indirect |
| 08 | 8,X 5b const | 18 | -8,X 5b const | 28 | 8,-X pre-dec | 38 | 8,X- post-dec | 48 | 8,Y 5b const | 58 | -8,Y 5b const | 68 | 8,-Y pre-dec | 78 | 8,Y- post-dec | 88 | 8,SP 5b const | 98 | -8,SP 5b const | A8 | 8,-SP pre-dec | B8 | 8,SP- post-dec | C8 | 8,PC 5b const | D8 | -8,PC 5b const | E8 | n,Y 9b const | F8 | n,PC 9b const |
| 09 | 9,X 5b const | 19 | -7,X 5b const | 29 | 7,-X pre-dec | 39 | 7,X- post-dec | 49 | 9,Y 5b const | 59 | -7,Y 5b const | 69 | 7,-Y pre-dec | 79 | 7,Y- post-dec | 89 | 9,SP 5b const | 99 | -7,SP 5b const | A9 | 7,-SP pre-dec | B9 | 7,SP- post-dec | C9 | 9,PC 5b const | D9 | -7,PC 5b const | E9 | -n,Y 9b const | F9 | -n,PC 9b const |
| 0A | 10,X 5b const | 1A | -6,X 5b const | 2A | 6,-X pre-dec | 3A | 6,X- post-dec | 4A | 10,Y 5b const | 5A | -6,Y 5b const | 6A | 6,-Y pre-dec | 7A | 6,Y- post-dec | 8A | 10,SP 5b const | 9A | -6,SP 5b const | AA | 6,-SP pre-dec | BA | 6,SP- post-dec | CA | 10,PC 5b const | DA | -6,PC 5b const | EA | n,Y 16b const | FA | n,PC 16b const |
| 0B | 11,X 5b const | 1B | -5,X 5b const | 2B | 5,-X pre-dec | 3B | 5,X- post-dec | 4B | 11,Y 5b const | 5B | -5,Y 5b const | 6B | 5,-Y pre-dec | 7B | 5,Y- post-dec | 8B | 11,SP 5b const | 9B | -5,SP 5b const | AB | 5,-SP pre-dec | BB | 5,SP- post-dec | CB | 11,PC 5b const | DB | -5,PC 5b const | EB | [n,Y] 16b indir | FB | [n,PC] 16b indir |
| 0C | 12,X 5b const | 1C | -4,X 5b const | 2C | 4,-X pre-dec | 3C | 4,X- post-dec | 4C | 12,Y 5b const | 5C | -4,Y 5b const | 6C | 4,-Y pre-dec | 7C | 4,Y- post-dec | 8C | 12,SP 5b const | 9C | -4,SP 5b const | AC | 4,-SP pre-dec | BC | 4,SP- post-dec | CC | 12,PC 5b const | DC | -4,PC 5b const | EC | A,Y A offset | FC | A,PC A offset |
| 0D | 13,X 5b const | 1D | -3,X 5b const | 2D | 3,-X pre-dec | 3D | 3,X- post-dec | 4D | 13,Y 5b const | 5D | -3,Y 5b const | 6D | 3,-Y pre-dec | 7D | 3,Y- post-dec | 8D | 13,SP 5b const | 9D | -3,SP 5b const | AD | 3,-SP pre-dec | BD | 3,SP- post-dec | CD | 13,PC 5b const | DD | -3,PC 5b const | ED | B,Y B offset | FD | B,PC B offset |
| 0E | 14,X 5b const | 1E | -2,X 5b const | 2E | 2,-X pre-dec | 3E | 2,X- post-dec | 4E | 14,Y 5b const | 5E | -2,Y 5b const | 6E | 2,-Y pre-dec | 7E | 2,Y- post-dec | 8E | 14,SP 5b const | 9E | -2,SP 5b const | AE | 2,-SP pre-dec | BE | 2,SP- post-dec | CE | 14,PC 5b const | DE | -2,PC 5b const | EE | D,Y D offset | FE | D,PC D offset |
| 0F | 15,X 5b const | 1F | -1,X 5b const | 2F | 1,-X pre-dec | 3F | 1,X- post-dec | 4F | 15,Y 5b const | 5F | -1,Y 5b const | 6F | 1,-Y pre-dec | 7F | 1,Y- post-dec | 8F | 15,SP 5b const | 9F | -1,SP 5b const | AF | 1,-SP pre-dec | BF | 1,SP- post-dec | CF | 15,PC 5b const | DF | -1,PC 5b const | EF | [D,Y] D indirect | FF | [D,PC] D indirect |

Key to Table A-3




Table A-4. Indexed Addressing Mode Summary

| Postbyte Code (xb) | Operand Syntax | Comments |
|--------------------|------------------------------|---|
| rr0nnnnn | ,r n,r -n,r | 5-bit constant offset n = -16 to +15 rr can specify X, Y, SP, or PC |
| 111rr0zs | n,r -n,r | Constant offset (9- or 16-bit signed) z- 0 = 9-bit with sign in LSB of postbyte (s) 1 = 16-bit if z = s = 1, 16-bit offset indexed-indirect (see below) rr can specify X, Y, SP, or PC |
| rr1pnnnn | n,-r n,+r n,r- n,r+ | Auto predecrement, preincrement, postdecrement, or postincrement; p = pre-(0) or post-(1), n = -8 to -1, +1 to +8 rr can specify X, Y, or SP (PC not a valid choice) |
| 111rr1aa | A,r B,r D,r | Accumulator offset (unsigned 8-bit or 16-bit) aa -00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC |
| 111rr011 | [n,r] | 16-bit offset indexed-indirect rr can specify X, Y, SP, or PC |
| 111rr111 | [D,r] | Accumulator D offset indexed-indirect rr can specify X, Y, SP, or PC |

Table A-5. Transfer and Exchange Postbyte Encoding

| TRANSFERS | | | | | | | | | |
|-----------|----------|--------------------------------------|--------------------------------------|---|---|--------------------------------------|--|--|---|
| | MS ⇒ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| ↓ LS | | A | B | CCR | TMPx | D | X | Y | SP |
| 0 | A | A ⇒ A TFR A,A | B ⇒ A TFR B,A | CCR _L ⇒ A TFR CCR,A TFR CCRL,A | TMP3 _L ⇒ A TFR TMP3,A TFR TMP3L,A | B ⇒ A TFR D,A | X _L ⇒ A TFR X, A TFR XL,A | Y _L ⇒ A TFR Y,A TFR YL,A | SP _L ⇒ A TFR SP,A TFR SPL,A |
| 1 | B | A ⇒ B TFR A,B | B ⇒ B TFR B,B | CCR _L ⇒ B TFR CCR,B TFR CCRL,B | TMP3 _L ⇒ B TFR TMP3,B TFR TMP3L,B | B ⇒ B TFR D,B | X _L ⇒ B TFR X, B TFR XL,B | Y _L ⇒ B TFR Y,B TFR YL,B | SP _L ⇒ B TFR SP,B TFR SPL,B |
| 2 | CCR | A ⇒ CCR TFR A,CCR TFR A,CCRL | B ⇒ CCR TFR B,CCR TFR B,CCRL | CCR _L ⇒ CCR _L TFR CCR,CCR TFR CCRL,CCRL | TMP3 _L ⇒ CCR TFR TMP3,CCR TFR TMP3L,CCRL | B ⇒ CCR TFR D,CCR TFR D,CCRL | X _L ⇒ CCR TFR X,CCR TFR XL,CCRL | Y _L ⇒ CCR TFR Y,CCR TFR YL,CCRL | SP _L ⇒ CCR TFR SP,CCR TFR SPL,CCRL |
| 3 | TMP 2 | sex:A ⇒ TMP2 SEX A,TMP2 | sex:B ⇒ TMP2 SEX B,TMP2 | sex:CCR _L ⇒ TMP2 SEX CCR,TMP2 SEX CCRL,TMP2 | TMP3 ⇒ TMP2 TFR TMP3,TMP2 | D ⇒ TMP2 TFR D,TMP2 | X ⇒ TMP2 TFR X,TMP2 | Y ⇒ TMP2 TFR Y,TMP2 | SP ⇒ TMP2 TFR SP,TMP2 |
| 4 | D | sex:A ⇒ D SEX A,D | sex:B ⇒ D SEX B,D | sex:CCR _L ⇒ D SEX CCR _L ,D SEX CCRL,D | TMP3 ⇒ D TFR TMP3,D | D ⇒ D TFR D,D | X ⇒ D TFR X,D | Y ⇒ D TFR Y,D | SP ⇒ D TFR SP,D |
| 5 | X | sex:A ⇒ X SEX A,X | sex:B ⇒ X SEX B,X | sex:CCR _L ⇒ X SEX CCR,X SEX CCRL,X | TMP3 ⇒ X TFR TMP3,X | D ⇒ X TFR D,X | X ⇒ X TFR X,X | Y ⇒ X TFR Y,X | SP ⇒ X TFR SP,X |
| 6 | Y | sex:A ⇒ Y SEX A,Y | sex:B ⇒ Y SEX B,Y | sex:CCR _L ⇒ Y SEX CCR,Y SEX CCRL,Y | TMP3 ⇒ Y TFR TMP3,Y | D ⇒ Y TFR D,Y | X ⇒ Y TFR X,Y | Y ⇒ Y TFR Y,Y | SP ⇒ Y TFR SP,Y |
| 7 | SP | sex:A ⇒ SP SEX A,SP | sex:B ⇒ SP SEX B,SP | sex:CCR _L ⇒ SP SEX CCR,SP SEX CCRL,SP | TMP3 ⇒ SP TFR TMP3,SP | D ⇒ SP TFR D,SP | X ⇒ SP TFR X,SP | Y ⇒ SP TFR Y,SP | SP ⇒ SP TFR SP,SP |
| 8 | A | A ⇒ A TFR A,A | B ⇒ A TFR B,A | CCR _H ⇒ A TFR CCRH,A | TMP3 _H ⇒ A TFR TMP3H,A | B ⇒ A TFR D,A | X _H ⇒ A TFR XH, A | Y _H ⇒ A TFR YH,A | SP _H ⇒ A TFR SPH,A |
| 9 | B | A ⇒ B TFR A,B | B ⇒ B TFR B,B | CCR _L ⇒ B TFR CCRL,B | TMP3 _L ⇒ B TFR TMP3L,B | B ⇒ B TFR D,B | X _L ⇒ B TFR XL, B | Y _L ⇒ B TFR YL,B | SP _L ⇒ B TFR SPL,B |
| A | CCR | A ⇒ CCR _H TFR A,CCRH | B ⇒ CCR _L TFR B,CCRL | CCR _W ⇒ CCR _W TFR CCRW,CCRW | TMP3 ⇒ CCR _{H:L} TFR TMP3,CCRW | D ⇒ CCR _{H:L} TFR D,CCRW | X ⇒ CCR _{H:L} TFR X,CCRW | Y ⇒ CCR _{H:L} TFR Y,CCRW | SP ⇒ CCR _{H:L} TFR SP,CCRW |
| B | TMP x | A ⇒ TMP2 _H TFR A,TMP2H | B ⇒ TMP2 _L TFR B,TMP2L | CCR _{H:L} ⇒ TMP2 TFR CCRW,TMP2 | TMP3 ⇒ TMP2 TFR TMP3,TMP2 | D ⇒ TMP1 TFR D,TMP1 | X ⇒ TMP2 TFR X,TMP2 | Y ⇒ TMP2 TFR Y,TMP2 | SP ⇒ TMP2 TFR SP,TMP2 |
| C | D | sex:A ⇒ D SEX A,D | sex:B ⇒ D SEX B,D | CCR _{H:L} ⇒ D TFR CCRW,D | TMP1 ⇒ D TFR TMP1,D | D ⇒ D TFR D,D | X ⇒ D TFR X,D | Y ⇒ D TFR Y,D | SP ⇒ D TFR SP,D |
| D | X | A ⇒ X _H TFR A,XH | B ⇒ X _L TFR B,XL | CCR _{H:L} ⇒ X TFR CCRW,X | TMP3 ⇒ X TFR TMP3,X | sex:D ⇒ X SEX D,X | X ⇒ X TFR X,X | Y ⇒ X TFR Y,X | SP ⇒ X TFR SP,X |
| E | Y | A ⇒ Y _H TFR A,YH | B ⇒ Y _L TFR B,YL | CCR _{H:L} ⇒ Y TFR CCRW,Y | TMP3 ⇒ Y TFR TMP3,Y | sex:D ⇒ Y SEX D,Y | X ⇒ Y TFR X,Y | Y ⇒ Y TFR Y,Y | SP ⇒ Y TFR SP,Y |
| F | SP | A ⇒ SP _H TFR A,SPH | B ⇒ SP _L TFR B,SPL | CCR _{H:L} ⇒ SP TFR CCRW,SP | TMP3 ⇒ SP TFR TMP3,SP | D ⇒ SP TFR D,SP | X ⇒ SP TFR X,SP | Y ⇒ SP TFR Y,SP | SP ⇒ SP TFR SP,SP |

Note: Encodings in the shaded area (LS = 8–F) are only available on the S12X.

Table A-5. Transfer and Exchange Postbyte Encoding (continued)

| EXCHANGES | | | | | | | | | |
|-----------|----------|--|--|---|--|--|---|---|---|
| | MS⇒ | 8 | 9 | A | B | C | D | E | F |
| ↓ LS | | A | B | CCR | TMPx | D | X | Y | SP |
| 0 | A | A ⇔ A EXG A,A | B ⇔ A EXG B,A | CCR _L ⇔ A EXG CCR,A EXG CCRL,A | TMP3 _L ⇔ A \$00:A ⇒ TMP3 EXG A, TMP3 | B ⇔ A EXG D,A | X _L ⇔ A \$00:A ⇒ X EXG X,A | Y _L ⇔ A \$00:A ⇒ Y EXG Y,A | SP _L ⇔ A \$00:A ⇒ SP EXG SP,A |
| 1 | B | A ⇔ B EXG A,B | B ⇔ B EXG B,B | CCR _L ⇔ B EXG CCR,B EXG CCRL,B | TMP3 _L ⇔ B \$FF:B ⇒ TMP3 EXG B, TMP3 | B ⇔ B \$FF ⇒ A EXG D,B | X _L ⇔ B \$FF:B ⇒ X EXG X,B | Y _L ⇔ B \$FF:B ⇒ Y EXG Y,B | SP _L ⇔ B \$FF:B ⇒ SP EXG SP,B |
| 2 | CCR | A ⇔ CCR _L EXG A, CCR EXG A,CCRL | B ⇔ CCR _L EXG B,CCR EXG B,CCRL | CCR _L ⇔ CCR _L EXG CCR,CCR EXG CCRL,CCRL | TMP3 _L ⇔ CCR _L \$FF:CCR _L ⇒ TMP3 EXG, TMP3,CCR EXG TMP3,CCRL | B ⇔ CCR _L \$FF:CCR _L ⇒ D EXG D,CCR EXG D,CCRL | X _L ⇔ CCR _L \$FF:CCR _L ⇒ X EXG X,CCR EXG X,CCRL | Y _L ⇔ CCR _L \$FF:CCR _L ⇒ Y EXG Y,CCR EXG Y,CCRL | SP _L ⇔ CCR _L \$FF:CCR _L ⇒ SP EXG SP,CCR EXG SP,CCRL |
| 3 | TMP 2 | \$00:A ⇒ TMP2 TMP2 _L ⇒ A EXG A,TMP2 | \$00:B ⇒ TMP2 TMP2 _L ⇒ B EXG B,TMP2 | \$00:CCR _L ⇒ TMP2 TMP2 _L ⇒ CCR EXG CCR,TMP2 | TMP3 ⇔ TMP2 EXG TMP3,TMP2 | D ⇔ TMP2 EXG D,TMP2 | X ⇔ TMP2 EXG X,TMP2 | Y ⇔ TMP2 EXG Y,TMP2 | SP ⇔ TMP2 EXG SP,TMP2 |
| 4 | D | \$00:A ⇒ D EXG A,D | \$00:B ⇒ D EXG B,D | \$00:CCR _L ⇒ D B ⇒ CCR _L EXG CCR,D EXG CCRL,D | TMP3 ⇔ D EXG TMP3,D | D ⇔ D EXG D,D | X ⇔ D EXG X,D | Y ⇔ D EXG Y,D | SP ⇔ D EXG SP,D |
| 5 | X | \$00:A ⇒ X X _L ⇒ A EXG A,X | \$00:B ⇒ X X _L ⇒ B EXG B,X | \$00:CCR _L ⇒ X X _L ⇒ CCR _L EXG CCR,X EXG CCRL,X | TMP3 ⇔ X EXG TMP3,X | D ⇔ X EXG D,X | X ⇔ X EXG X,X | Y ⇔ X EXG Y,X | SP ⇔ X EXG SP,X |
| 6 | Y | \$00:A ⇒ Y Y _L ⇒ A EXG A,Y | \$00:B ⇒ Y Y _L ⇒ B EXG B,Y | \$00:CCR _L ⇒ Y Y _L ⇒ CCR _L EXG CCR,X EXG CCRL,X | TMP3 ⇔ Y EXG TMP3,Y | D ⇔ Y EXG D,Y | X ⇔ Y EXG X,Y | Y ⇔ Y EXG Y,Y | SP ⇔ Y EXG SP,Y |
| 7 | SP | \$00:A ⇒ SP SP _L ⇒ A EXG A,SP | \$00:B ⇒ SP SP _L ⇒ B EXG B,SP | \$00:CCR _L ⇒ SP SP _L ⇒ CCR _L EXG CCR,X EXG CCRL,X | TMP3 ⇔ SP EXG TMP3,SP | D ⇔ SP EXG D,SP | X ⇔ SP EXG X,SP | Y ⇔ SP EXG Y,SP | SP ⇔ SP EXG SP,SP |
| 8 | A | A ⇔ A EXG A,A | B ⇔ A EXG B,A | CCR _H ⇔ A EXG CCRH,A | TMP3 _H ⇔ A EXG TMP3H,A | B ⇔ A EXG D,A | X _H ⇔ A EXG XH,A | Y _H ⇔ A EXG YH,A | SP _H ⇔ A EXG SPH,A |
| 9 | B | A ⇔ B EXG A,B | B ⇔ B EXG B,B | CCR _L ⇔ B EXG CCRL,B | TMP3 _L ⇔ B EXG TMP3L,B | \$FF ⇒ A, B ⇒ B EXG D,B | X _L ⇔ B EXG XL,B | Y _L ⇔ B EXG YL,B | SP _L ⇔ B EXG SPL,B |
| A | CCR | A ⇔ CCR _H EXG A,CCRH | B ⇔ CCR _L EXG B,CCRL | CCR _{H:L} ⇔ CCR _{H:L} EXG CCRW,CCRW | TMP3 ⇔ CCR _{H:L} EXG TMP3,CCRW | D ⇔ CCR _{H:L} EXG D,CCRW | X ⇔ CCR _{H:L} EXG X,CCRW | Y ⇔ CCR _{H:L} EXG Y,CCRW | SP ⇔ CCR _{H:L} EXG SP,CCRW |
| B | TMP x | A ⇔ TMP2 _H EXG A,TMP2H | B ⇔ TMP2 _L EXG B,TMP2L | CCR _{H:L} ⇔ TMP2 EXG CCRW,TMP2 | TMP3 ⇔ TMP2 EXG TMP3,TMP2 | D ⇔ TMP1 EXG D,TMP1 | X ⇔ TMP2 EXG X,TMP2 | Y ⇔ TMP2 EXG Y,TMP2 | SP ⇔ TMP2 EXG SP,TMP2 |
| C | D | \$00:A ⇒ D EXG A,D | \$00:B ⇒ D EXG B,D | CCR _{H:L} ⇔ D EXG CCRW,D | TMP1 ⇔ D EXG TMP1,D | D ⇔ D EXG D,D | X ⇔ D EXG X,D | Y ⇔ D EXG Y,D | SP ⇔ D EXG SP,D |
| D | X | A ⇔ X _H EXG A,XH | B ⇔ X _L EXG B,XL | CCR _{H:L} ⇔ X EXG CCRW,X | TMP3 ⇔ X EXG TMP3,X | D ⇔ X EXG D,X | X ⇔ X EXG X,X | Y ⇔ X EXG Y,X | SP ⇔ X EXG SP,X |
| E | Y | A ⇔ Y _H EXG A,YH | B ⇔ Y _L EXG B,YL | CCR _{H:L} ⇔ Y EXG CCRW,Y | TMP3 ⇔ Y EXG TMP3,Y | D ⇔ Y EXG D,Y | X ⇔ Y EXG X,Y | Y ⇔ Y EXG Y,Y | SP ⇔ Y EXG SP,Y |
| F | SP | A ⇔ SP _H EXG A,SPH | B ⇔ SP _L EXG B,SPL | CCR _{H:L} ⇔ SP EXG CCRW,SP | TMP3 ⇔ SP EXG TMP3,SP | D ⇔ SP EXG D,SP | X ⇔ SP EXG X,SP | Y ⇔ SP EXG Y,SP | SP ⇔ SP EXG SP,SP |

Note: Encodings in the shaded area (LS = 8–F) are only available on the S12X.

Table A-6. Loop Primitive Postbyte Encoding (Ib)

| | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|------|----|
| 00 | A | 10 | A | 20 | A | 30 | A | 40 | A | 50 | A | 60 | A | 70 | A | 80 | A | 90 | A | A0 | A | B0 | A |
| DBEQ | | DBEQ | | DBNE | | DBNE | | TBEQ | | TBEQ | | TBNE | | TBNE | | IBEQ | | IBEQ | | IBNE | | IBNE | |
| (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | |
| 01 | B | 11 | B | 21 | B | 31 | B | 41 | B | 51 | B | 61 | B | 71 | B | 81 | B | 91 | B | A1 | B | B1 | B |
| DBEQ | | DBEQ | | DBNE | | DBNE | | TBEQ | | TBEQ | | TBNE | | TBNE | | IBEQ | | IBEQ | | IBNE | | IBNE | |
| (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | |
| 02 | | 12 | | 22 | | 32 | | 42 | | 52 | | 62 | | 72 | | 82 | | 92 | | A2 | | B2 | |
| — | | — | | — | | — | | — | | — | | — | | — | | — | | — | | — | | — | |
| 03 | | 13 | | 23 | | 33 | | 43 | | 53 | | 63 | | 73 | | 83 | | 93 | | A3 | | B3 | |
| — | | — | | — | | — | | — | | — | | — | | — | | — | | — | | — | | — | |
| 04 | D | 14 | D | 24 | D | 34 | D | 44 | D | 54 | D | 64 | D | 74 | D | 84 | D | 94 | D | A4 | D | B4 | D |
| DBEQ | | DBEQ | | DBNE | | DBNE | | TBEQ | | TBEQ | | TBNE | | TBNE | | IBEQ | | IBEQ | | IBNE | | IBNE | |
| (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | |
| 05 | X | 15 | X | 25 | X | 35 | X | 45 | X | 55 | X | 65 | X | 75 | X | 85 | X | 95 | X | A5 | X | B5 | X |
| DBEQ | | DBEQ | | DBNE | | DBNE | | TBEQ | | TBEQ | | TBNE | | TBNE | | IBEQ | | IBEQ | | IBNE | | IBNE | |
| (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | |
| 06 | Y | 16 | Y | 26 | Y | 36 | Y | 46 | Y | 56 | Y | 66 | Y | 76 | Y | 86 | Y | 96 | Y | A6 | Y | B6 | Y |
| DBEQ | | DBEQ | | DBNE | | DBNE | | TBEQ | | TBEQ | | TBNE | | TBNE | | IBEQ | | IBEQ | | IBNE | | IBNE | |
| (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | |
| 07 | SP | 17 | SP | 27 | SP | 37 | SP | 47 | SP | 57 | SP | 67 | SP | 77 | SP | 87 | SP | 97 | SP | A7 | SP | B7 | SP |
| DBEQ | | DBEQ | | DBNE | | DBNE | | TBEQ | | TBEQ | | TBNE | | TBNE | | IBEQ | | IBEQ | | IBNE | | IBNE | |
| (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | | (+) | | (-) | |

Key to Table A-6




Table A-7. Branch/Complementary Branch

| Branch | | | | Complementary Branch | | | |
|----------|----------|--------|-----------------|----------------------|----------|--------|---------------|
| Test | Mnemonic | Opcode | Boolean | Test | Mnemonic | Opcode | Comment |
| r>m | BGT | 2E | Z + (N ⊕ V) = 0 | r≤m | BLE | 2F | Signed |
| r≥m | BGE | 2C | N ⊕ V = 0 | r<m | BLT | 2D | Signed |
| r=m | BEQ | 27 | Z = 1 | r≠m | BNE | 26 | Signed |
| r≤m | BLE | 2F | Z + (N ⊕ V) = 1 | r>m | BGT | 2E | Signed |
| r<m | BLT | 2D | N ⊕ V = 1 | r≥m | BGE | 2C | Signed |
| r>m | BHI | 22 | C + Z = 0 | r≤m | BLS | 23 | Unsigned |
| r≥m | BHS/BCC | 24 | C = 0 | r<m | BLO/BCS | 25 | Unsigned |
| r=m | BEQ | 27 | Z = 1 | r≠m | BNE | 26 | Unsigned |
| r≤m | BLS | 23 | C + Z = 1 | r>m | BHI | 22 | Unsigned |
| r<m | BLO/BCS | 25 | C = 1 | r≥m | BHS/BCC | 24 | Unsigned |
| Carry | BCS | 25 | C = 1 | No Carry | BCC | 24 | Simple |
| Negative | BMI | 2B | N = 1 | Plus | BPL | 2A | Simple |
| Overflow | BVS | 29 | V = 1 | No Overflow | BVC | 28 | Simple |
| r=0 | BEQ | 27 | Z = 1 | r≠0 | BNE | 26 | Simple |
| Always | BRA | 20 | — | Never | BRN | 21 | Unconditional |

For 16-bit offset long branches precede opcode with a \$18 page prebyte.

Table A-8. Hexadecimal to ASCII Conversion

| Hex | ASCII | Hex | ASCII | Hex | ASCII | Hex | ASCII |
|------|--------------------|------|-----------------|------|----------------|------|-------------------|
| \$00 | NUL | \$20 | SP <i>space</i> | \$40 | @ | \$60 | ` <i>grave</i> |
| \$01 | SOH | \$21 | ! | \$41 | A | \$61 | a |
| \$02 | STX | \$22 | " <i>quote</i> | \$42 | B | \$62 | b |
| \$03 | ETX | \$23 | # | \$43 | C | \$63 | c |
| \$04 | EOT | \$24 | \$ | \$44 | D | \$64 | d |
| \$05 | ENQ | \$25 | % | \$45 | E | \$65 | e |
| \$06 | ACK | \$26 | & | \$46 | F | \$66 | f |
| \$07 | BEL <i>beep</i> | \$27 | ' <i>apost.</i> | \$47 | G | \$67 | g |
| \$08 | BS <i>back sp</i> | \$28 | (| \$48 | H | \$68 | h |
| \$09 | HT <i>tab</i> | \$29 |) | \$49 | I | \$69 | i |
| \$0A | LF <i>linefeed</i> | \$2A | * | \$4A | J | \$6A | j |
| \$0B | VT | \$2B | + | \$4B | K | \$6B | k |
| \$0C | FF | \$2C | , <i>comma</i> | \$4C | L | \$6C | l |
| \$0D | CR <i>return</i> | \$2D | - <i>dash</i> | \$4D | M | \$6D | m |
| \$0E | SO | \$2E | . <i>period</i> | \$4E | N | \$6E | n |
| \$0F | SI | \$2F | / | \$4F | O | \$6F | o |
| \$10 | DLE | \$30 | 0 | \$50 | P | \$70 | p |
| \$11 | DC1 | \$31 | 1 | \$51 | Q | \$71 | q |
| \$12 | DC2 | \$32 | 2 | \$52 | R | \$72 | r |
| \$13 | DC3 | \$33 | 3 | \$53 | S | \$73 | s |
| \$14 | DC4 | \$34 | 4 | \$54 | T | \$74 | t |
| \$15 | NAK | \$35 | 5 | \$55 | U | \$75 | u |
| \$16 | SYN | \$36 | 6 | \$56 | V | \$76 | v |
| \$17 | ETB | \$37 | 7 | \$57 | W | \$77 | w |
| \$18 | CAN | \$38 | 8 | \$58 | X | \$78 | x |
| \$19 | EM | \$39 | 9 | \$59 | Y | \$79 | y |
| \$1A | SUB | \$3A | : | \$5A | Z | \$7A | z |
| \$1B | ESCAPE | \$3B | ; | \$5B | [| \$7B | { |
| \$1C | FS | \$3C | < | \$5C | \ | \$7C | |
| \$1D | GS | \$3D | = | \$5D |] | \$7D | } |
| \$1E | RS | \$3E | > | \$5E | ^ | \$7E | ~ |
| \$1F | US | \$3F | ? | \$5F | _ <i>under</i> | \$7F | DEL <i>delete</i> |

A.5 Hexadecimal-to-Decimal Conversion

To convert a hexadecimal number (up to four hexadecimal digits) to decimal, look up the decimal equivalent of each hexadecimal digit in [Table A-9](#). The decimal equivalent of the original hexadecimal number is the sum of the weights found in the table for all hexadecimal digits.

Table A-9. Hexadecimal to/from Decimal Conversion

| 15 | | Bit | | 8 | | 7 | | Bit | | 0 | | | | | |
|---------------|--------|---------|-------|---------------|-----|---------|---|---------------|---|---------|---|---------------|----|---------|--|
| 15 | | 12 | | 11 | | 8 | | 7 | | 4 | | 3 | | 0 | |
| 4th Hex Digit | | | | 3rd Hex Digit | | | | 2nd Hex Digit | | | | 1st Hex Digit | | | |
| Hex | | Decimal | | Hex | | Decimal | | Hex | | Decimal | | Hex | | Decimal | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| 1 | 4,096 | 1 | 256 | 1 | 16 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| 2 | 8,192 | 2 | 512 | 2 | 32 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | | |
| 3 | 12,288 | 3 | 768 | 3 | 48 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | | |
| 4 | 16,384 | 4 | 1,024 | 4 | 64 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | | |
| 5 | 20,480 | 5 | 1,280 | 5 | 80 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | | |
| 6 | 24,576 | 6 | 1,536 | 6 | 96 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | | |
| 7 | 28,672 | 7 | 1,792 | 7 | 112 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 7 | | |
| 8 | 32,768 | 8 | 2,048 | 8 | 128 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | | |
| 9 | 36,864 | 9 | 2,304 | 9 | 144 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | | |
| A | 40,960 | A | 2,560 | A | 160 | A | A | A | A | A | A | A | 10 | | |
| B | 45,056 | B | 2,816 | B | 176 | B | B | B | B | B | B | B | 11 | | |
| C | 49,152 | C | 3,072 | C | 192 | C | C | C | C | C | C | C | 12 | | |
| D | 53,248 | D | 3,328 | D | 208 | D | D | D | D | D | D | D | 13 | | |
| E | 57,344 | E | 3,484 | E | 224 | E | E | E | E | E | E | E | 14 | | |
| F | 61,440 | F | 3,840 | F | 240 | F | F | F | F | F | F | F | 15 | | |

A.6 Decimal-to-Hexadecimal Conversion

To convert a decimal number (up to $65,535_{10}$) to hexadecimal, find the largest decimal number in [Table A-9](#) that is less than or equal to the number you are converting. The corresponding hexadecimal digit is the most significant hexadecimal digit of the result. Subtract the decimal number found from the original decimal number to get the *remaining decimal value*. Repeat the procedure using the remaining decimal value for each subsequent hexadecimal digit.