

## **Clock System**



Figure 2-1. CRG Block Diagram

There are 2 possible ways of providing an oscillator input:

- External Clock Input, CMOS Compatible.
- **Crystal Oscillator**. This is the simplest approach and the one we use in our micro board.

**XCLKS** – This pin controls if wew either use a Loop Control Oscillator or Full Swing Oscillator / external clock.

XCLKS	Description					
1	Loop controlled Pierce oscillator selected					
0	Full swing Pierce oscillator/external clock selected					

## **EXTERNAL CLOCK INPUT**



NAIT



## LOOP CONTROLLED OSCILLATOR





Full swing Pierce circuit is not suited for overtone resonators and crystals without a careful component selection.



Refer to manufacturer's data.



XCLKS pin is PE7 (Pin 36)

There are 2 ways of providing a clock to our system:

• Make **OSCCLK** the source of our bus clock in which case the clock will result in **OSCCLK / 2**. Considering we are using a 16[MHZ] Crystal, the default bus clock is 8[MHZ]

NAIT

• Make the PLL the source of our bus clock in which case the clock will result in PLLCLK / 2 .

When the PLL is selected, the PLLCLK can be determined according to the pollowing formula:

```
PLLCLK = 2xOSCCLKx \frac{(SYNR+1)}{(REFDV+1)}
```

The registers to configure to use this option are:





It is also convinient to be able to check the actual clock output if an oscilloscope is available. To enable the clock output, we have to do it on this register:

	7	6	5	4	3	2	1	0	_
R		NCLKX2	0	0	0	0	EDIV1	EDIV0	
W									
Reset <sup>1</sup>	Mode Dependent	1	0	0	0	0	0	0	Mode
SS	0	1	0	0	0	0	0	0	Special Single-Chip
ES	1	1	0	0	0	0	0	0	Emulation Single-Chip
ST	0	1	0	0	0	0	0	0	Special Test
EX	0	1	0	0	0	0	0	0	Emulation Expanded
NS	1	1	0	0	0	0	0	0	Normal Single-Chip
NX	0	1	0	0	0	0	0	0	Normal Expanded

= Unimplemented or Reserved

Figure 22-15. ECLK Control Register (ECLKCTL)

## Table 22-17. Free-Running ECLK Clock Rate

EDIV[1:0]	Rate of Free-Running ECLK
00	ECLK = Bus clock rate
01	ECLK = Bus clock rate divided by 2
10	ECLK = Bus clock rate divided by 3
11	ECLK = Bus clock rate divided by 4

# Configuring the clock to use the PLL: Steps

We are goint to configure our bus clock to 24[MHZ] as an example

$$BUS_{CK} = \frac{PLL_{CK}}{2}$$

NAIT

So we nee to set the PLL to 48MHZ. We will use:

$$PLL_{CK} = \frac{2 \times 16[MHZ] \times 6}{4} = 48[MHZ]$$

### 1. Set the Synthesizer Register (SYNR)



SYNR = 5; //0x5, set multiplier to: 5+1 = 6

# 2. Set the Reference Divider Register (REFDV)



REFDV = 3; //0x3, set divider to: 3+1 = 4



## 3. Set the PLL Control Register (PLLCTL)



Figure 2-10. CRG PLL Control Register (PLLCTL)

#### PLLCTL = PLLCTL\_PLLON\_MASK | PLLCTL\_AUTO\_MASK;//PLL ON and AUTO

Or

#### PLLCTL = 0b01100000;//PLL ON and AUTO

4. Now we have to wait for the PLL to lock into the prequency (very Important!)

This involves a check in the status register (CRGFLG)



#### while(!(CRGFLG & CRGFLG\_LOCK\_MASK));//Wait for PLL to lock

Or

#### while(!(CRGFLG & 0b00001000));//Wait for PLL to lock



## 5. Select the PLL as clock source: Clock Select Register (CLKSEL)

This cannot be done before the PLL has locked into the prequency, as the system cannot get a clock

source that is not yet stable



Figure 2-9. CRG Clock Select Register (CLKSEL)

## CLKSEL |= CLKSEL\_PLLSEL\_MASK; //Select PLL as clock source

Or

CLKSEL |= 0b10000000;// Select PLL as clock source

## 6. Optional: Activate the clock output: ECLK Control Register (ECLKCTL)

If the clock output is activated, it is convenient to use a divider so the clock output is not the same as the bus clock, maybe for measuring such signal with an oscilloscope or any other means.

	7	6	5	4	3	2	1	0	_
R	NECLK		0	0	0	0	EDIV1	EDIV0	]
W		NOLIVIZ					LDIVI	LDIVO	
Reset <sup>1</sup>	Mode Dependent	1	0	0	0	0	0	0	Mode
SS	0	1	0	0	0	0	0	0	Special Single-Chip
ES	1	1	0	0	0	0	0	0	Emulation Single-Chip
ST	0	1	0	0	0	0	0	0	Special Test
EX	0	1	0	0	0	0	0	0	Emulation Expanded
NS	1	1	0	0	0	0	0	0	Normal Single-Chip
NX	0	1	0	0	0	0	0	0	Normal Expanded

= Unimplemented or Reserved

Figure 22-15. ECLK Control Register (ECLKCTL)