

### 3.4 Real Time Interrupt (RTI)

The RTI is a module part of the clock system used to generate a hardware interrupt, every period of time previously defined in its configuration register. It is a convenient way of implementing a time tick that can be used for multiple purposes, that also has the advantage of only depending on the crystal oscillator speed (OSCCLK), which is 16[MHz] in our micro board, and not on the actual bus speed that can be changed using the PLL.

There are two simple steps to configure the RTI to 1[ms] interrupt event:

#### STEP 1

- Configure CRG RTI Control Register (RTICTL) according to the following table:

RTR[3:0]	RTR[6:4]							
	000 (1x10 <sup>3</sup> )	001 (2x10 <sup>3</sup> )	010 (5x10 <sup>3</sup> )	011 (10x10 <sup>3</sup> )	100 (20x10 <sup>3</sup> )	101 (50x10 <sup>3</sup> )	110 (100x10 <sup>3</sup> )	111 (200x10 <sup>3</sup> )
0000 (÷1)	1x10 <sup>3</sup>	2x10 <sup>3</sup>	5x10 <sup>3</sup>	10x10 <sup>3</sup>	20x10 <sup>3</sup>	50x10 <sup>3</sup>	100x10 <sup>3</sup>	200x10 <sup>3</sup>
0001 (÷2)	2x10 <sup>3</sup>	4x10 <sup>3</sup>	10x10 <sup>3</sup>	20x10 <sup>3</sup>	40x10 <sup>3</sup>	100x10 <sup>3</sup>	200x10 <sup>3</sup>	400x10 <sup>3</sup>
0010 (÷3)	3x10 <sup>3</sup>	6x10 <sup>3</sup>	15x10 <sup>3</sup>	30x10 <sup>3</sup>	60x10 <sup>3</sup>	150x10 <sup>3</sup>	300x10 <sup>3</sup>	600x10 <sup>3</sup>
0011 (÷4)	4x10 <sup>3</sup>	8x10 <sup>3</sup>	20x10 <sup>3</sup>	40x10 <sup>3</sup>	80x10 <sup>3</sup>	200x10 <sup>3</sup>	400x10 <sup>3</sup>	800x10 <sup>3</sup>
0100 (÷5)	5x10 <sup>3</sup>	10x10 <sup>3</sup>	25x10 <sup>3</sup>	50x10 <sup>3</sup>	100x10 <sup>3</sup>	250x10 <sup>3</sup>	500x10 <sup>3</sup>	1x10 <sup>6</sup>
0101 (÷6)	6x10 <sup>3</sup>	12x10 <sup>3</sup>	30x10 <sup>3</sup>	60x10 <sup>3</sup>	120x10 <sup>3</sup>	300x10 <sup>3</sup>	600x10 <sup>3</sup>	1.2x10 <sup>6</sup>
0110 (÷7)	7x10 <sup>3</sup>	14x10 <sup>3</sup>	35x10 <sup>3</sup>	70x10 <sup>3</sup>	140x10 <sup>3</sup>	350x10 <sup>3</sup>	700x10 <sup>3</sup>	1.4x10 <sup>6</sup>
0111 (÷8)	8x10 <sup>3</sup>	16x10 <sup>3</sup>	40x10 <sup>3</sup>	80x10 <sup>3</sup>	160x10 <sup>3</sup>	400x10 <sup>3</sup>	800x10 <sup>3</sup>	1.6x10 <sup>6</sup>
1000 (÷9)	9x10 <sup>3</sup>	18x10 <sup>3</sup>	45x10 <sup>3</sup>	90x10 <sup>3</sup>	180x10 <sup>3</sup>	450x10 <sup>3</sup>	900x10 <sup>3</sup>	1.8x10 <sup>6</sup>
1001 (÷10)	10x10 <sup>3</sup>	20x10 <sup>3</sup>	50x10 <sup>3</sup>	100x10 <sup>3</sup>	200x10 <sup>3</sup>	500x10 <sup>3</sup>	1x10 <sup>6</sup>	2x10 <sup>6</sup>
1010 (÷11)	11x10 <sup>3</sup>	22x10 <sup>3</sup>	55x10 <sup>3</sup>	110x10 <sup>3</sup>	220x10 <sup>3</sup>	550x10 <sup>3</sup>	1.1x10 <sup>6</sup>	2.2x10 <sup>6</sup>
1011 (÷12)	12x10 <sup>3</sup>	24x10 <sup>3</sup>	60x10 <sup>3</sup>	120x10 <sup>3</sup>	240x10 <sup>3</sup>	600x10 <sup>3</sup>	1.2x10 <sup>6</sup>	2.4x10 <sup>6</sup>
1100 (÷13)	13x10 <sup>3</sup>	26x10 <sup>3</sup>	65x10 <sup>3</sup>	130x10 <sup>3</sup>	260x10 <sup>3</sup>	650x10 <sup>3</sup>	1.3x10 <sup>6</sup>	2.6x10 <sup>6</sup>
1101 (÷14)	14x10 <sup>3</sup>	28x10 <sup>3</sup>	70x10 <sup>3</sup>	140x10 <sup>3</sup>	280x10 <sup>3</sup>	700x10 <sup>3</sup>	1.4x10 <sup>6</sup>	2.8x10 <sup>6</sup>
1110 (÷15)	15x10 <sup>3</sup>	30x10 <sup>3</sup>	75x10 <sup>3</sup>	150x10 <sup>3</sup>	300x10 <sup>3</sup>	750x10 <sup>3</sup>	1.5x10 <sup>6</sup>	3x10 <sup>6</sup>
1111 (÷16)	16x10 <sup>3</sup>	32x10 <sup>3</sup>	80x10 <sup>3</sup>	160x10 <sup>3</sup>	320x10 <sup>3</sup>	800x10 <sup>3</sup>	1.6x10 <sup>6</sup>	3.2x10 <sup>6</sup>

Table 1 - Clock Division Table

RTR[3:0]	RTR[6:4]							
	000 (1x10 <sup>3</sup> )	001 (2x10 <sup>3</sup> )	010 (5x10 <sup>3</sup> )	011 (10x10 <sup>3</sup> )	100 (20x10 <sup>3</sup> )	101 (50x10 <sup>3</sup> )	110 (100x10 <sup>3</sup> )	111 (200x10 <sup>3</sup> )
0000 (÷1)	62.5[us]	125[us]	312.5[us]	625[us]	1.25[ms]	3.125[ms]	6.25[ms]	12.5[ms]
0001 (÷2)	125[us]	250[us]	625[us]	1.25[ms]	2.5[ms]	6.25[ms]	12.5[ms]	25[ms]
0010 (÷3)	187.5[us]	375[us]	937.5[us]	1.875[ms]	3.75[ms]	9.375[ms]	18.75[ms]	37.5[ms]
0011 (÷4)	250[us]	500[us]	1.25[ms]	2.5[ms]	5[ms]	12.5[ms]	25[ms]	50[ms]
0100 (÷5)	312.5[us]	625[us]	1.5625[ms]	3.125[ms]	6.25[ms]	15.625[ms]	31.25[ms]	62.5[ms]
0101 (÷6)	375[us]	750[us]	1.875[ms]	3.75[ms]	7.5[ms]	18.75[ms]	37.5[ms]	62.5[ms]
0110 (÷7)	437.5[us]	875[us]	2.1875[ms]	4.375[ms]	8.75[ms]	21.875[ms]	43.75[ms]	75[ms]
0111 (÷8)	500[us]	1[ms]	2.5[ms]	5[ms]	10[ms]	25[ms]	50[ms]	100[ms]
1000 (÷9)	562.5[us]	1.125[ms]	2.8125[ms]	5.625[ms]	11.25[ms]	28.125[ms]	56.25[ms]	112.5[ms]
1001 (÷10)	625[us]	1.25[ms]	3.125[ms]	6.25[ms]	12.5[ms]	31.25[ms]	62.5[ms]	125[ms]
1010 (÷11)	687.5[us]	1.375[ms]	3.4375[ms]	6.875[ms]	13.75[ms]	34.375[ms]	68.75[ms]	137.5[ms]
1011 (÷12)	750[us]	1.5x[ms]	3.75[ms]	7.5[ms]	15[ms]	37.5[ms]	75[ms]	150[ms]
1100 (÷13)	812.5[us]	1.625[ms]	4.0625[ms]	8.125[ms]	16.25[ms]	40.625[ms]	81.25[ms]	162.5[ms]
1101 (÷14)	875[us]	1.75[ms]	4.375[ms]	8.75[ms]	17.5[ms]	43.75[ms]	87.5[ms]	175[ms]
1110 (÷15)	937.5[us]	1.875[ms]	4.6875[ms]	9.375[ms]	18.75[ms]	46.875[ms]	93.75[ms]	187.5[ms]
1111 (÷16)	1[ms]	2[ms]	5[ms]	10[ms]	20[ms]	50[ms]	100[ms]	200[ms]

Table 2 - Time Event Table for 16MHz OSCLK

### CRG RTI Control Register (RTICTL) [datasheet 2.3.2.8]

RTDEC	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
1	0	0	1	0	1	1	1
Field	Description						
7 RTDEC	<b>Decimal or Binary Divider Select Bit</b> — RTDEC selects decimal or binary based prescaler values. 0 Binary based divider value. See <a href="#">Table 2-7</a> 1 Decimal based divider value. See <a href="#">Table 2-8</a>						
6–4 RTR[6:4]	<b>Real Time Interrupt Prescale Rate Select Bits</b> — These bits select the prescale rate for the RTI. See <a href="#">Table 2-7</a> and <a href="#">Table 2-8</a> .						
3–0 RTR[3:0]	<b>Real Time Interrupt Modulus Counter Select Bits</b> — These bits select the modulus counter target value to provide additional granularity. <a href="#">Table 2-7</a> and <a href="#">Table 2-8</a> show all possible divide values selectable by the RTICTL register. The source clock for the RTI is OSCCLK.						

- We SET(1) RTDEC to select Decimal presale
- According to the prescale rate (RTR), we configure BIT6 - BIT4 to 001b =  $2 \times 10^3$ , so we can divide the 16MHz Clock (Crystal) by 2,000. Therefore,  $16\text{MHz} / 2,000 = 8\text{KHz}$
- According to the Modulus counter setting, we configure BIT3 - BIT0 to 0111b (Mod8 Counter) so we can divide even further the now 8KHz clock by 8 so we can get a perfect 1KHz clock. Therefore,  $8\text{KHz} / 8 = 1\text{KHz}$  (1ms event).

### Example

```
//Decimal, divider 2000, mod8 counter -> 1ms
RTICTL = 0b100010111;
```

### STEP 2

- Enable the RTI module. We just have to **SET(1)** RTIE to enable the RTI.

### Example

```
CRGINT |= CRGINT_RTIE_MASK; //0b10000000, Enable RTI
```

### 3.4.1 RTI Interrupt Handling

To handle the interrupt, we perform the following actions in the Interrupt Service Routine (ISR)

- Clear Flag in the CRGFLG register by putting a (1) in the RTIF bit

	7	6	5	4	3	2	1	0
R	RTIF	PORF	LVRF	LOCKIF	LOCK	TRACK	SCMIF	SCM
W	0	1	2	0	0	0	0	0
Reset								

- Add Any action desired to the ISR.

```
interrupt VectorNumber_Vrti void Vrti_ISR(void)
{
    CRGFLG = CRGFLG_RTIF_MASK;      //clear flag;
    //Perform some action here
}
```

The process for clearing the flag is quite unlike for most microcontrollers. An active flag will have a “1” in the **CRGFLG** register bit masked, which could make us think that writing a zero in the same bit would clear it. The process is quite the opposite; according to **13.5.3** of the datasheet, the flag is cleared by writing a “1” into the flag bit that needs to be cleared and zeroes in every other bit. However, the operation is done with “=” and not “|=”, meaning the entire register must be written since an “or-equals” involves a read-modify-write instruction that will end up clearing all the active flags.

#### 13.5.3 Flag Clearing

A flag is cleared by writing a one to the flag bit. Always use store or move instructions to write a one in certain bit positions. Do not use the BSET instructions. Do not use any C-constructs that compile to BSET instructions. “BSET flag\_register, #mask” must not be used for flag clearing because BSET is a read-modify-write instruction which writes back the “bit-wise or” of the flag\_register and the mask into the flag\_register. BSET would clear all flag bits that were set, independent from the mask.

For example, to clear flag bit 0 use: MOVB #\$01,PITTF.

Figure 1 -Extracted from the 9S12XDP512 Datasheet.