

Real Time Interrupt (RTI)

The RTI can be used to generate a periodic hardware interrupt. We have not discussed the interrupts much yet and we will cover it in more detail soon. For now, we will just like to use this feature to generate an accurate interrupt that happens every 1[ms] independently from what happens in the main loop. The other convenient aspect of the RTI is that it is gated by the **OSCCLK**, which is our **16[MHZ]** crystal, therefore it does not get affected if we increase the Bus Speed using the PLL.

A. Configuration

There are only two registers to configure to get the RTI setup properly:

2.3.2.8 CRG RTI Control Register (RTICTL)

RTDEC	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTRO
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
1	0	0	1	0	1	1	1

Table 2-6. RTICTL Field Descriptions

Field	Description
7 RTDEC	 Decimal or Binary Divider Select Bit — RTDEC selects decimal or binary based prescaler values. 0 Binary based divider value. See Table 2-7 1 Decimal based divider value. See Table 2-8
6–4 RTR[6:4]	Real Time Interrupt Prescale Rate Select Bits — These bits select the prescale rate for the RTI. See Table 2-7 and Table 2-8.
3–0 RTR[3:0]	Real Time Interrupt Modulus Counter Select Bits — These bits select the modulus counter target value to provide additional granularity. Table 2-7 and Table 2-8 show all possible divide values selectable by the RTICTL register. The source clock for the RTI is OSCCLK.

- We **SET(1) RTDEC** to select Decimal prescaler

- According to the prescale rate (RTR), we configure BIT6 BIT4 to 001_b = 2x10³, so we can divide the 16MHz Clock (Crystal) by 2,000. Therefore, 16MHz / 2,000 = 8KHz
- According to the Modulus counter setting, we configure BIT3 BIT0 to 0111_b (Mod8 Counter) so we can divide even futher the now 8KHz clock by 8 so we can get a perfect 1KHz clock. Therefore, 8KHz / 8 = 1KHz (1ms event).

-

Decimal, divider 2000, mod8 counter -> 1ms RTICTL = 0b10010111;

	RTR[6:4] =											
RTR[3:0]	000 (1x10 ³)	001 (2x10 ³)	010 (5x10 ³)	011 (10x10 ³)	100 (20x10 ³)	101 (50x10 ³)	110 (100x10 ³)	111 (200x10 ³)				
0000 (÷1)	1x10 ³	2x10 ³	5x10 ³	10x10 ³	20x10 ³	50x10 ³	100x10 ³	200x10 ³				
0001 (÷2)	2x10 ³	4x10 ³	10x10 ³	20x10 ³	40x10 ³	100x10 ³	200x10 ³	400x10 ³				
0010 (÷3)	3x10 ³	6x10 ³	15x10 ³	30x10 ³	60x10 ³	150x10 ³	300x10 ³	600x10 ³				
0011 (÷4)	4x10 ³	8x10 ³	20x10 ³	40x10 ³	80x10 ³	200x10 ³	400x10 ³	800x10 ³				
0100 (÷5)	5x10 ³	10x10 ³	25x10 ³	50x10 ³	100x10 ³	250x10 ³	500x10 ³	1x10 ⁶				
0101 (÷6)	6x10 ³	12x10 ³	30x10 ³	60x10 ³	120x10 ³	300x10 ³	600x10 ³	1.2x10 ⁶				
0110 (÷7)	7x10 ³	14x10 ³	35x10 ³	70x10 ³	140x10 ³	350x10 ³	700x10 ³	1.4x10 ⁶				
<mark>0111 (÷8)</mark>	8x10 ³	16x10 ³	40x10 ³	80x10 ³	160x10 ³	400x10 ³	800x10 ³	1.6x10 ⁶				
1000 (÷9)	9x10 ³	18x10 ³	45x10 ³	90x10 ³	180x10 ³	450x10 ³	900x10 ³	1.8x10 ⁶				
1001 (÷10)	10 x10 ³	20x10 ³	50x10 ³	100x10 ³	200x10 ³	500x10 ³	1x10 ⁶	2x10 ⁶				
1010 (÷11)	11 x10 ³	22x10 ³	55x10 ³	110x10 ³	220x10 ³	550x10 ³	1.1x10 ⁶	2.2x10 ⁶				
1011 (÷12)	12x10 ³	24x10 ³	60x10 ³	120x10 ³	240x10 ³	600x10 ³	1.2x10 ⁶	2.4x10 ⁶				
1100 (÷13)	13x10 ³	26x10 ³	65x10 ³	130x10 ³	260x10 ³	650x10 ³	1.3x10 ⁶	2.6x10 ⁶				
1101 (÷14)	14x10 ³	28x10 ³	70x10 ³	140x10 ³	280x10 ³	700x10 ³	1.4x10 ⁶	2.8x10 ⁶				
1110 (÷15)	15x10 ³	30x10 ³	75x10 ³	150x10 ³	300x10 ³	750x10 ³	1.5x10 ⁶	3x10 ⁶				
1111 (÷16)	16x10 ³	32x10 ³	80x10 ³	160x10 ³	320x10 ³	800x10 ³	1.6x10 ⁶	3.2x10 ⁶				

NAIT

2.3.2.5 CRG Interrupt Enable Register (CRGINT)

	7	6	5	4	3	2	1	0
R	DTIE	ILAE	0		0	0	SCMIE	0
W	KIIL	ILAF					SCIMIL	
Reset	0	1	0	0	0	0	0	0

We just have tpo SET(1) RTIE to enable the RTI interrupt

CRGINT	= CRGINT	_RTIE_	_MASK	//0b10000000,	Enable r	eal time	Interrupt
--------	----------	--------	-------	---------------	----------	----------	-----------



B. Interrupt Handling

To handle the interrupt we perform the following actions in the Interrupt Service Routine (ISR)

- Clear Flag in the **CRGFLG** register by putting a **(1)** in the **RTIF** bit

_	7	6	5	4	3	2	1	0
R	PTIF	PORE			LOCK	TRACK	SCMIE	SCM
W	IXI II	1 OIN	LVIN	LOCKI			00mm	
Reset	0	1	2	0	0	0	0	0

- We perform any action desired, this action will happen every 1 [ms] in this case, so a good idea is to increment a millisecond counter here.

